Complementary pass-transistor adiabatic logic and sequential circuits using three-phase power supply
暂无分享,去创建一个
[1] Soo-Ik Chae,et al. A 16-bit carry-lookahead adder using reversible energy recovery logic for ultra-low-energy systems , 1999 .
[2] K. T. Lau,et al. Pass-transistor adiabatic logic with NMOS pull-down configuration , 1998 .
[3] Deog-Kyoon Jeong,et al. An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.
[4] Massoud Pedram,et al. Low power design methodologies , 1996 .
[5] Chulwoo Kim,et al. Low-power adiabatic computing with NMOS energy recovery logic , 2000 .
[6] Liu Xiao,et al. A new type of low-power adiabatic circuit with complementary pass-transistor logic , 2003, ASICON 2003.
[7] John S. Denker,et al. 2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits , 1995, ISLPED '95.
[8] Soo-Ik Chae,et al. nMOS reversible energy recovery logic for ultra-low-energy applications , 2000, IEEE Journal of Solid-State Circuits.
[9] Jan M. Rabaey,et al. Digital Integrated Circuits: A Design Perspective , 1995 .
[10] Vojin G. Oklobdzija,et al. Pass-transistor adiabatic logic using single power-clock supply , 1997 .
[11] Vojin G. Oklobdzija,et al. Integrated power clock generators for low energy logic , 1995, Proceedings of PESC '95 - Power Electronics Specialist Conference.