Investigation of Low-Frequency Noise in Silicon Nanowire MOSFETs in the Subthreshold Region

The low-frequency noise (LFN) in the subthreshold region of both n- and p-type gate-all-around silicon nanowire transistors (SNWTs) is investigated. The measured drain-current noise spectral density shows that the LFN in this regime can be well described by the mobility-fluctuation model due to the volume-inversion conduction behavior, and the Hooge parameter is extracted. The LFN in the SNWTs with channels oriented in lang010rang and lang110rang directions is compared. It shows that the observed mobility enhancement in the lang010rang direction for p-type transistors leads to a corresponding increase of the LFN level in the lang010rang direction compared with that in the lang110rang direction.

[1]  Alain Hoffmann,et al.  1/f noise in metal-oxide-semiconductor transistors biased in weak inversion , 2001 .

[2]  Dim-Lee Kwong,et al.  Si-nanowire CMOS inverter logic fabricated using gate-all-around (GAA) devices and top-down approach , 2008 .

[3]  S.C. Rustagi,et al.  High-performance fully depleted silicon nanowire (diameter /spl les/ 5 nm) gate-all-around CMOS devices , 2006, IEEE Electron Device Letters.

[4]  Mikael Östling,et al.  Low-Frequency Noise in Advanced MOS Devices , 2007 .

[5]  B. Ryu,et al.  High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET) : fabrication on bulk si wafer, characteristics, and reliability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[6]  S.C. Rustagi,et al.  Ultra-Narrow Silicon Nanowire Gate-All-Around CMOS Devices: Impact of Diameter, Channel-Orientation and Low Temperature on Device Performance , 2006, 2006 International Electron Devices Meeting.

[7]  A. Hoffmann,et al.  Overview of the impact of downscaling technology on 1/f noise in p-MOSFETs to 90 nm , 2004 .

[8]  S.C. Rustagi,et al.  CMOS Inverter Based on Gate-All-Around Silicon-Nanowire MOSFETs Fabricated Using Top-Down Approach , 2007, IEEE Electron Device Letters.

[9]  R. Rooyackers,et al.  A Low-Power Multi-Gate FET CMOS Technology with 13.9ps Inverter Delay, Large-Scale Integrated High Performance Digital Circuits and SRAM , 2007, 2007 IEEE Symposium on VLSI Technology.

[10]  N Balasubramanian,et al.  DNA sensing by silicon nanowire: charge layer distance dependence. , 2008, Nano letters.

[11]  B. Iñíguez,et al.  Continuous analytic I-V model for surrounding-gate MOSFETs , 2004, IEEE Electron Device Letters.

[12]  G. Reimbold,et al.  Modified 1/f trapping noise theory and experiments in MOS transistors biased from weak to strong inversion—Influence of interface states , 1984, IEEE Transactions on Electron Devices.

[13]  Chenming Hu,et al.  5nm-gate nanowire FinFET , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[14]  Ru Huang,et al.  Investigation of Low-Frequency Noise in Silicon Nanowire MOSFETs , 2009, IEEE Electron Device Letters.

[15]  S.C. Rustagi,et al.  Si, SiGe Nanowire Devices by Top–Down Technology and Their Applications , 2008, IEEE Transactions on Electron Devices.

[16]  Gerard Ghibaudo,et al.  Scaling down and low‐frequency noise in MOSFET’s. Are the RTS’s the ultimate components of the 1/f noise? , 2008 .

[17]  L.K.J. Vandamme,et al.  What Do We Certainly Know About $\hbox{1}/f$ Noise in MOSTs? , 2008, IEEE Transactions on Electron Devices.

[18]  Zhiqiang Gao,et al.  Highly sensitive sensors for alkali metal ions based on complementary- metal-oxide-semiconductor-compatible silicon nanowires , 2007 .

[19]  L.K.J. Vandamme,et al.  Experimental studies on 1/f noise , 1981 .

[20]  Mark A. Reed,et al.  Label-free immunodetection with CMOS-compatible semiconducting nanowires , 2007, Nature.

[21]  D.S.H. Chan,et al.  Random Telegraph Signal Noise in Gate-All-Around Si-FinFET With Ultranarrow Body , 2006, IEEE Electron Device Letters.