Sub-10 nm Multi-Nano-Pillar Type Vertical MOSFET

The excellent performance of the 10nm gate Multi-Nano-Pillar type (M-) Vertical MOSFET has been numerically shown for the first time. It is made clear that the M-Vertical MOSFET, in comparison with the conventional Single Pillar type (S-) Vertical MOSFET, has achieved an increased driving current by more than 2 times, a nearly ideal S-factor, and a suppressed cutoff-leakage current by less than 1/60 by suppressing both the short channel effect and the DIBL effect. Moreover, mechanisms of these improvements of the M-Vertical MOSFET are made clear. From all of the above, it is shown that the M-Vertical MOSFET is a key device candidate for future high speed and low power LSI's in the sub-10nm generation.

[1]  Jeffrey Bokor,et al.  Moore's law lives on , 2003 .

[2]  P. Kalavade,et al.  A novel sub-10 nm transistor , 2000, 58th DRC. Device Research Conference. Conference Digest (Cat. No.00TH8526).

[3]  Fujio Masuoka,et al.  An Analytic Steady-State Current-Voltage Characteristics of Short Channel Fully-Depleted Surrounding Gate Transistor (FD-SGT) , 1997 .

[4]  Mark S. Lundstrom,et al.  Theory of ballistic nanotransistors , 2003 .

[5]  T. Endoh,et al.  Novel ultra high density flash memory with a stacked-surrounding gate transistor (S-SGT) structured cell , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[6]  R. Chau,et al.  In search of "Forever," continued transistor scaling one new material at a time , 2005, IEEE Transactions on Semiconductor Manufacturing.

[7]  Yuan Taur,et al.  Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.

[8]  Jeffrey Bokor,et al.  Moore's law lives on [CMOS transistors] , 2003 .