Fundamental Algorithms for System Modeling, Analysis, and Optimization

ion: Circuit  Graph Nodes: circuit elements Node weights: delay EECS 144/244, UC Berkeley: 35 Dummy node for fanout

[1]  Stephen A. Edwards,et al.  The semantics and execution of a synchronous block-diagram language , 2003, Sci. Comput. Program..

[2]  Stéphane Lafortune,et al.  Bridging the Gap between Supervisory Control and Reactive Synthesis: Case of Full Observation and Centralized Control , 2014, WODES.

[3]  Narendra V. Shenoy,et al.  Retiming: Theory and practice , 1997, Integr..

[4]  Geert Jan Olsder,et al.  Synchronization and Linearity: An Algebra for Discrete Event Systems , 1994 .

[5]  Edward A. Lee,et al.  Declustering: A New Multiprocessor Scheduling Technique , 1993, IEEE Trans. Parallel Distributed Syst..

[6]  Sheldon M. Ross.  Introduction to Probability Models. , 1995 .

[7]  Guang Yang,et al.  Correct and non-defensive glue design using abstract models , 2011, 2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[8]  Jeffrey D. Ullman,et al.  Introduction to Automata Theory, Languages and Computation , 1979 .

[9]  Brian A. Davey,et al.  An Introduction to Lattices and Order , 1989 .

[10]  Pascal Raymond,et al.  The synchronous data flow programming language LUSTRE , 1991, Proc. IEEE.

[11]  François Bourdoncle,et al.  Efficient chaotic iteration strategies with widenings , 1993, Formal Methods in Programming and Their Applications.

[12]  Rajeev Alur,et al.  Syntax-guided synthesis , 2013, FMCAD 2013.

[13]  Fabio Somenzi,et al.  Logic synthesis and verification algorithms , 1996 .

[14]  Christel Baier,et al.  Principles of model checking , 2008 .

[15]  Gilles Kahn,et al.  The Semantics of a Simple Language for Parallel Programming , 1974, IFIP Congress.

[16]  Scott A. Mahlke,et al.  The theory of deadlock avoidance via discrete control , 2009, POPL '09.

[17]  Edward A. Lee.  The problem with threads , 2006, Computer.

[18]  Amir Pnueli,et al.  On the synthesis of a reactive module , 1989, POPL '89.

[19]  Edward A. Lee,et al.  Introduction to Embedded Systems - A Cyber-Physical Systems Approach , 2013 .

[20]  Sander Stuijk,et al.  Worst-case performance analysis of Synchronous Dataflow scenarios , 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[21]  David Lee,et al.  Principles and methods of testing finite state machines-a survey , 1996, Proc. IEEE.

[22]  Robert K. Brayton,et al.  Logic Minimization Algorithms for VLSI Synthesis , 1984, The Kluwer International Series in Engineering and Computer Science.

[23]  Niraj K. Jha,et al.  Switching and Finite Automata Theory , 2010 .

[24]  Charles E. Leiserson,et al.  Retiming synchronous circuitry , 1988, Algorithmica.

[25]  E.A. Lee,et al.  Synchronous data flow , 1987, Proceedings of the IEEE.

[26]  William B. Ackerman,et al.  Scenarios: A Model of Non-Determinate Computation , 1981, ICFPC.

[27]  Rüdiger Ehlers,et al.  Symmetric and efficient synthesis , 2013 .

[28]  Edward A. Lee,et al.  Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing , 1989, IEEE Transactions on Computers.

[29]  Thomas R. Shiple,et al.  Constructive analysis of cyclic circuits , 1996, Proceedings ED&TC European Design and Test Conference.

[30]  Charles E. Leiserson,et al.  Optimizing synchronous systems , 1981, 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).

[31]  Sharad Malik.  Analysis of cyclic combinational circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[32]  Nancy A. Lynch,et al.  A Proof of the Kahn Principle for Input/Output Automata , 1989, Inf. Comput..