High voltage tolerant output buffer design for mixed voltage interfaces
暂无分享,去创建一个
[1] Chia-Sheng Tsai,et al. Design of 2.5 V/5 V mixed-voltage CMOS I/O buffer with only thin oxide device and dynamic N-well bias circuit , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[2] E. C. Dijkmans,et al. A 3/5 V compatible I/O buffer , 1995 .
[3] Timothy J. Maloney,et al. Basic ESD and I/O Design , 1998 .
[4] G. P. Singh,et al. High-voltage-tolerant I/O buffers with low-voltage CMOS process , 1999, IEEE J. Solid State Circuits.
[5] Ming-Dou Ker,et al. Design on mixed-voltage-tolerant I/O interface with novel tracking circuits in a 0.13-/spl mu/m CMOS technology , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[6] H. Sanchez,et al. A versatile 3.3 V/2.5 V/1.8 V CMOS I/O driver built in a 0.2 /spl mu/m 3.5 nm Tox 1.8 V CMOS technology , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[7] Anne-Johan Annema,et al. 5.5-V I/O in a 2.5-V 0.25-/spl mu/m CMOS technology , 2001 .
[8] S. Mittl,et al. Accelerated gate-oxide breakdown in mixed-voltage I/O circuits , 1997, 1997 IEEE International Reliability Physics Symposium Proceedings. 35th Annual.
[9] Ming-Dou Ker,et al. Electrostatic discharge protection design for mixed-voltage CMOS I/O buffers , 2002 .
[10] Steven H. Voldman,et al. ESD protection in a mixed-voltage interface and multirail disconnected power grid environment in 0.50- and 0.25-/spl mu/m channel length CMOS technologies , 1995 .