Adaptive Test With Test Escape Estimation for Mixed-Signal ICs

The standard approach in industry for post-manufacturing testing of mixed-signal circuits is to measure the performances that are included in the data sheet. Despite being accurate and straightforward, this approach involves a high test time since there are numerous performances that need to be measured sequentially by switching the circuit into different test configurations. Adaptive test is a new test paradigm that still adheres to the standard approach, but it adjusts it on-the-fly to the particularities of the circuit under test so as to better control test time and to achieve robust outlier detection. In this paper, we present an adaptive test flow for mixed-signal circuits that has comprehensive user-defined parameters to span the tradeoff between test time savings and fault coverage so as to select an advantageous point on the curve based on test economics. The flow also provides robust test escape risk estimation so as to add confidence to the test process. The proposed idea is demonstrated on a sizable production dataset from a large mixed-signal circuit.

[1]  Yiorgos Makris,et al.  Concurrent detection of erroneous responses in linear analog circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Camelia Hora,et al.  Test time reduction in analogue/mixed-signal devices by defect oriented testing: An industrial example , 2011, 2011 Design, Automation & Test in Europe.

[3]  Florence Azaïs,et al.  Making predictive analog/RF alternate test strategy independent of training set size , 2012, 2012 IEEE International Test Conference.

[4]  Gildas Léger.  Combining adaptive alternate test and multi-site , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[5]  Hans G. Kerkhoff,et al.  Exploiting Multiple Mahalanobis Distance Metrics to Screen Outliers From Analog Product Manufacturing Test Responses , 2013, IEEE Design & Test.

[6]  Kenneth M. Butler,et al.  Per-Device Adaptive Test for Analog/RF Circuits Using Entropy-Based Process Monitoring , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Yiorgos Makris,et al.  Error Moderation in Low-Cost Machine-Learning-Based Analog/RF Testing , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Ronny Vanhooren,et al.  Practical random sampling of potential defects for analog fault simulation , 2014, 2014 International Test Conference.

[9]  James McNames,et al.  Neighborhood Selection for IDDQ Outlier Screening at Wafer Sort , 2002, IEEE Des. Test Comput..

[10]  Christian Streitwieser.  Real-time test data acquisition and data processing enabling closed loop control systems for adaptive test , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[11]  D. M. H. Walker,et al.  IC outlier identification using multiple test metrics , 2005, IEEE Design & Test of Computers.

[12]  Yiorgos Makris,et al.  Wafer-level process variation-driven probe-test flow selection for test cost reduction in analog/RF ICs , 2016, 2016 IEEE 34th VLSI Test Symposium (VTS).

[13]  Magdy S. Abadir,et al.  Multidimensional parametric test set optimization of wafer probe data for predicting in field failures and setting tighter test limits , 2011, 2011 Design, Automation & Test in Europe.

[14]  R. D. Blanton,et al.  Diagnosis-Assisted Adaptive Test , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Kazumi Hatayama,et al.  A Variability-Aware Adaptive Test Flow for Test Quality Improvement , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Scott Benner,et al.  Optimal production test times through adaptive test programming , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[17]  Abhijit Chatterjee,et al.  Prediction of analog performance parameters using fast transienttesting , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Sule Ozev,et al.  Test Application for Analog/RF Circuits With Low Computational Burden , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Manuel J. Barragan Asian,et al.  A Procedure for Alternate Test Feature Design and Selection , 2015, IEEE Design & Test.

[20]  Phil Nigh,et al.  Adaptive testing - Cost reduction through test pattern sampling , 2013, 2013 IEEE International Test Conference (ITC).

[21]  Sule Ozev,et al.  Detailed Characterization of Transceiver Parameters Through Loop-Back-Based BiST , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  R. D. Blanton,et al.  Maintaining Accuracy of Test Compaction through Adaptive Re-learning , 2009, 2009 27th IEEE VLSI Test Symposium.

[23]  Salvador Mir,et al.  A Fully-Digital BIST Wrapper Based on Ternary Test Stimuli for the Dynamic Test of a 40 nm CMOS 18-bit Stereo Audio $\Sigma\Delta$ ADC , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  David Cohen,et al.  Structural approach for built-in tests in RF devices , 2010, 2010 IEEE International Test Conference.

[25]  Haralampos-G. D. Stratigopoulos,et al.  Fast Monte Carlo-Based Estimation of Analog Parametric Test Metrics , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[26]  Christian Streitwieser.  Real-time adaptive test algorithm including test escape estimation method , 2015 .

[27]  W. Robert Daasch,et al.  Variance reduction and outliers: statistical analysis of semiconductor test data , 2005, IEEE International Conference on Test, 2005..

[28]  Alex Orailoglu,et al.  Aggressive Test Cost Reductions Through Continuous Test Effectiveness Assessment , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[29]  Yizi Xing,et al.  Cost Effective Outliers Screening with Moving Limits and Correlation Testing for Analogue ICs , 2006, 2006 IEEE International Test Conference.

[30]  Anthony Coyette,et al.  Analog fault coverage improvement using final-test dynamic part average testing , 2016, 2016 IEEE International Test Conference (ITC).

[31]  Suriyaprakash Natarajan,et al.  Fault simulation for analog test coverage , 2016, 2016 IEEE International Test Conference (ITC).

[32]  Salvador Mir,et al.  Adaptive Alternate Analog Test , 2011, IEEE Design & Test of Computers.

[33]  Peter C. Maxwell.  Adaptive Testing: Dealing with Process Variability , 2011, IEEE Design & Test of Computers.

[34]  Magdy S. Abadir,et al.  Statistical analysis and optimization of parametric delay test , 2007, 2007 IEEE International Test Conference.

[35]  Mingjing Chen,et al.  Test cost minimization through adaptive test development , 2008, 2008 IEEE International Conference on Computer Design.

[36]  Kenneth M. Butler,et al.  Die-level adaptive test: Real-time test reordering and elimination , 2011, 2011 IEEE International Test Conference.

[37]  Alberto Valdes-Garcia,et al.  A Broadband CMOS Amplitude Detector for On-Chip RF Measurements , 2008, IEEE Transactions on Instrumentation and Measurement.

[38]  Sule Ozev,et al.  Adaptive test elimination for analog/RF circuits , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[39]  Anthony Coyette,et al.  Automatic test signal generation for mixed-signal integrated circuits using circuit partitioning and interval analysis , 2016, 2016 IEEE International Test Conference (ITC).

[40]  Yiorgos Makris,et al.  Applying the Model-View-Controller Paradigm to Adaptive Test , 2012, IEEE Design & Test of Computers.