Measurement Circuits for Acquiring SET Pulse Width Distribution with Sub-FO1-Inverter-Delay Resolution

This paper presents two circuits to measure pulse width distribution of single event transients (SETs). We first review requirements for SET measurement in accelerated neutron radiation test and point out problems of previous works, in terms of time resolution, time/area efficiency for obtaining large samples and certainty in absolute values of pulse width. We then devise two measurement circuits and a pulse generator circuit that satisfy all the requirements and attain sub-FO1-inverter-delay resolution, and propose a measurement procedure for assuring the absolute width values. Operation of one of the proposed circuits was confirmed by a radiation experiment of alpha particles with a fabricated test chip.

[1]  B. Narasimham,et al.  On-Chip Characterization of Single-Event Transient Pulsewidths , 2006, IEEE Transactions on Device and Materials Reliability.

[2]  M. Gaillardin,et al.  New Insights Into Single Event Transient Propagation in Chains of Inverters—Evidence for Propagation-Induced Pulse Broadening , 2007, IEEE Transactions on Nuclear Science.

[3]  Antonio Liscidini,et al.  Time to digital converter based on a 2-dimensions Vernier architecture , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[4]  H. Saito,et al.  Direct Measurement of SET Pulse Widths in 0.2- $\mu$m SOI Logic Cells Irradiated by Heavy Ions , 2006, IEEE Transactions on Nuclear Science.

[5]  R. Baumann.  The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction , 2002, Digest. International Electron Devices Meeting,.

[6]  P. Eaton,et al.  Variation of digital SET pulse widths and the implications for single event hardening of advanced CMOS processes , 2005, IEEE Transactions on Nuclear Science.

[7]  B. Narasimham,et al.  Implications of Total Dose on Single-Event Transient (SET) Pulse Width Measurement Techniques , 2008, IEEE Transactions on Nuclear Science.

[8]  J. Hayes,et al.  Evaluating Circuit Reliability Under Probabilistic Gate-Level Fault Models , 2003 .

[9]  P Paillet,et al.  A New Technique for SET Pulse Width Measurement in Chains of Inverters Using Pulsed Laser Irradiation , 2008, IEEE Transactions on Nuclear Science.

[10]  Ming Zhang,et al.  Combinational Logic Soft Error Correction , 2006, 2006 IEEE International Test Conference.

[11]  B. Narasimham,et al.  Neutron and alpha particle-induced transients in 90 nm technology , 2008, 2008 IEEE International Reliability Physics Symposium.

[12]  K. Avery,et al.  Single event transient pulsewidth measurements using a variable temporal latch technique , 2004, IEEE Transactions on Nuclear Science.

[13]  Vivek De,et al.  Measurements and analysis of SER-tolerant latch in a 90-nm dual-V/sub T/ CMOS process , 2004 .

[14]  B. Narasimham,et al.  Radiation-Induced Soft Error Rates of Advanced CMOS Bulk Devices , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[15]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[16]  K. Soumyanath,et al.  Measurements and analysis of SER tolerant latch in a 90 nm dual-Vt CMOS process , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[17]  Lorenzo Alvisi,et al.  Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.