Multichannel Time Skew Calibration for Time-Interleaved ADCs Using Clock Signal

Time skew in time-interleaved ADCs (TI-ADCs) degrades the system’s linearity significantly.To address this problem, a time skew calibration method is proposed here that employs the divided clock signal as calibration signal. The divided squared clock signal containing a limited number of harmonics is demonstrated to be effective to extract the time skew, which is detected by comparing the estimated mean value of the product of two adjacent channels’ signals without extra reference ADC channel. The extracted time skew is subsequently compensated by a capacitor array-based digitally controlled delay block. Simulation results of a 4-channel 1GS/s 12-bit TI-ADC design demonstrated that the proposed calibration technique improved the spurious-free dynamic range of the ADC to 77 dB with a digitally controlled delay block that offers a time tuning resolution of 0.2 ps.

[1]  Matthew Martin,et al.  A 14b 2.5GS/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  Gregory W. Wornell,et al.  Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters , 2009, IEEE Journal of Selected Topics in Signal Processing.

[3]  Pascal Urard,et al.  22.5 A 1.62GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[4]  Haruo Kobayashi,et al.  Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .

[5]  Kenneth W. Martin,et al.  A Background Sample-Time Error Calibration Technique Using Random Data for Wide-Band High-Resolution Time-Interleaved ADCs , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Robert W. Brodersen,et al.  Background ADC calibration in digital domain , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[7]  U. Madhow,et al.  Comprehensive digital correction of mismatch errors for a 400-msamples/s 80-dB SFDR time-interleaved analog-to-digital converter , 2005, IEEE Transactions on Microwave Theory and Techniques.

[8]  Huawen Jin,et al.  A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs , 2000 .

[9]  Stephen H. Lewis,et al.  Bandwidth Mismatch and Its Correction in Time-Interleaved Analog-to-Digital Converters , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  Jieh-Tsorng Wu,et al.  A background timing-skew calibration technique for time-interleaved analog-to-digital converters , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Ying-Hsi Lin,et al.  An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[13]  Jean-François Naviner,et al.  Mixed-Signal Clock-Skew Calibration Technique for Time-Interleaved ADCs , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Jieh-Tsorng Wu,et al.  A Multiphase Timing-Skew Calibration Technique Using Zero-Crossing Detection , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Bernard C. Levy,et al.  Adaptive blind calibration of timing offset and gain mismatch for two-channel time-interleaved ADCs , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Borivoje Nikolic,et al.  A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[17]  Christian Vogel,et al.  Adaptive blind compensation of gain and timing mismatches in M-channel time-interleaved ADCs , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[18]  Yong Ching Lim,et al.  Time-Interleaved Analog-to-Digital-Converter Compensation Using Multichannel Filters , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Franco Maloberti,et al.  An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC , 2012, IEEE Journal of Solid-State Circuits.

[20]  Christian Vogel,et al.  The impact of combined channel mismatch effects in time-interleaved ADCs , 2005, IEEE Transactions on Instrumentation and Measurement.

[21]  Stephen H. Lewis,et al.  A Four-Channel Time-Interleaved ADC With Digital Calibration of Interchannel Timing and Memory Errors , 2010, IEEE Journal of Solid-State Circuits.

[22]  Yuanjin Zheng,et al.  A statistic based time skew calibration method for time-interleaved ADCs , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[23]  Jingbo Wang,et al.  A 1-GS/s 11-bit ADC With 55-dB SNDR, 250-mW Power Realized by a High Bandwidth Scalable Time-Interleaved Architecture , 2006, IEEE Journal of Solid-State Circuits.

[24]  Stephen H. Lewis,et al.  Correction of Mismatches in a Time-Interleaved Analog-to-Digital Converter in an Adaptively Equalized Digital Communication Receiver , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.