Scalable behavior modeling for nano crossbar ESD protection structures by Verilog-A

This paper reports a new scalable behavioral modeling technique for novel nano crossbar ESD protection structures using Verilog-A language. Accurate models for nano crossbar ESD protection structures with different sizes were developed, which were validated by circuit level simulation and transmission line pulsing ESD measurement.

[1]  Hui Zhao,et al.  Whole-chip ESD protection design verification by CAD , 2009, 2009 31st EOS/ESD Symposium.

[2]  Hui Zhao,et al.  Dual-Direction Nanocrossbar Array ESD Protection Structures , 2013, IEEE Electron Device Letters.

[3]  S. Ramaswamy,et al.  Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations , 1996, Proceedings of International Reliability Physics Symposium.

[4]  Albert Wang.  On-Chip Esd Protection for Integrated Circuits: An IC Design Perspective , 2002 .

[5]  Wei Mao,et al.  A scalable Verilog-A modeling method for ESD protection devices , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.

[6]  Haigang Feng,et al.  A review on RF ESD protection design , 2005, IEEE Transactions on Electron Devices.

[7]  Hui Zhao,et al.  Programmable On-Chip ESD Protection Using Nanocrystal Dots Mechanism and Structures , 2012, IEEE Transactions on Nanotechnology.

[8]  Albert Z. Wang,et al.  Novel Nanophase-Switching ESD Protection , 2011, IEEE Electron Device Letters.

[9]  Junjun Li,et al.  Compact modeling of on-chip ESD protection devices using Verilog-A , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Jian Liu,et al.  Post-Si Programmable ESD Protection Circuit Design: Mechanisms and Analysis , 2013, IEEE Journal of Solid-State Circuits.

[11]  Qiong Wu,et al.  ESDExtractor: A new technology-independent CAD tool for arbitrary ESD protection device extraction , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Haigang Feng,et al.  ESDInspector: a new layout-level ESD protection circuitry design verification tool using a smart-parametric checking mechanism , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).