A new method for testing jitter tolerance of SerDes devices using sinusoidal jitter

This paper presents a new method for measuring jitter tolerance of a SerDes receiver using the timing misalignment between the jittered source clock and the recovered clock. A sinusoidal jitter is injected into the serial bit stream. The method derives an equation for estimating BER accurately and is 10/spl times/ faster than the conventional BER test method The accuracy and test speed of the method are verified by 2.5 Gbps and 10 Gbps-SerDes experiments.

[1]  Takahiro J. Yamaguchi,et al.  Jitter measurements of a PowerPC/sup TM/ microprocessor using an analytic signal method , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[2]  Kamilo Feher,et al.  Telecommunications Measurements, Analysis, and Instrumentation , 1987 .

[3]  Tadahiro Ohmi,et al.  Extraction of peak-to-peak and RMS sinusoidal jitter using an analytic signal method , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[4]  Patrick R. Trischitta,et al.  Jitter in digital transmission systems , 1989 .

[5]  Takahiro J. Yamaguchi,et al.  A method for measuring the cycle-to-cycle period jitter of high-frequency clock signals , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[6]  Takahiro J. Yamaguchi,et al.  Testing clock distribution circuits using an analytic signal method , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[7]  Yongming Cai,et al.  Digital serial communication device testing and its implications on automatic test equipment architecture , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[8]  Takahiro J. Yamaguchi,et al.  Timing jitter measurement of 10 Gbps bit clock signals using frequency division , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[9]  Charles L. Phillips,et al.  Feedback Control Systems , 1988 .