Heterogeneous Integration for Performance and Scaling

Moore's law has so far relied on the aggressive scaling of CMOS silicon minimum features of over 1000× for over four decades, and recently, on the adoption of innovative features, such as Cu interconnects, low-k dielectrics for interconnects, strained channels, and high-k materials for gate dielectrics, resulting in a better power performance, cost per function, and density every generation. This has spawned a vibrant system-on-chip (SoC) approach, where progressively more function has been integrated on a single die. The integration of multiple dies on packages and boards has, however, scaled only modestly by a factor of three to five times. In this paper, we show that with the apparent slowing down of semiconductor scaling and the advent of the Internet of Things, there is a focus on heterogeneous integration and system-level scaling. Packaging is undergoing a transformation that focuses on overall system performance and cost rather than on individual components. We propose ways in which this transformation can evolve to provide a significant value at the system level while providing a significantly lower barrier to entry compared with a chip-based SoC approach that is currently used. This transformation is already under way with 3-D stacking of dies and will evolve to make heterogeneous integration the backbone of sustaining Moore's law in the years ahead.

[1]  S. S. Iyer.  The evolution of dense embedded memory in high performance logic technologies , 2012, 2012 International Electron Devices Meeting.

[2]  Robert S. Schwartz,et al.  Solid Logic Technology: Versatile, high-performance microelectronics , 2000, IBM J. Res. Dev..

[3]  F. d'Heurle.  Electromigration and failure in electronics: An introduction , 1971 .

[4]  P. Justison,et al.  Chip-Package Interaction Challenges for Large Die Applications , 2018, 2018 IEEE 68th Electronic Components and Technology Conference (ECTC).

[5]  Mi-Chang Chang,et al.  Highly porous interlayer dielectric for interconnect capacitance reduction , 1995, 1995 Symposium on VLSI Technology. Digest of Technical Papers.

[6]  M. Brunnbauer,et al.  Embedded Wafer Level Ball Grid Array (eWLB) , 2008, 2008 33rd IEEE/CPMT International Electronics Manufacturing Technology Conference (IEMT).

[7]  G. E. Moore,et al.  The role of Fairchild in silicon technology in the early days of "Silicon Valley" , 1998, Proc. IEEE.

[8]  A. Yoshida,et al.  A study on package stacking process for package-on-package (PoP) , 2006, 56th Electronic Components and Technology Conference 2006.

[9]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[10]  Tony Chan Carusone.  Introduction to Digital I\/O: Constraining I\/O Power Consumption in High-Performance Systems , 2015, IEEE Solid-State Circuits Magazine.

[11]  Naveed A. Sherwani,et al.  Algorithms for VLSI Physical Design Automation , 1999, Springer US.

[12]  S. Greco,et al.  A 0.18 /spl mu/m high-performance logic technology , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[13]  John E. Barth,et al.  Three Dimensional integration - Considerations for memory applications , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[14]  Subramanian S. Iyer,et al.  Three-Dimensional Integration: A Tutorial for Designers , 2015, IEEE Solid-State Circuits Magazine.

[15]  Steven F. Oakland,et al.  An on-chip self-repair calculation and fusing methodology , 2003, IEEE Design & Test of Computers.

[16]  J.S. Kilby,et al.  Invention of the integrated circuit , 1976, IEEE Transactions on Electron Devices.

[17]  J. Michler,et al.  Brittle‐to‐Ductile Transition in Uniaxial Compression of Silicon Pillars at Room Temperature , 2009 .

[18]  Young-Hyun Jun,et al.  8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology , 2009, IEEE Journal of Solid-State Circuits.

[19]  Joe Macri,et al.  AMD's next generation GPU and high bandwidth memory architecture: FURY , 2015, 2015 IEEE Hot Chips 27 Symposium (HCS).

[20]  K. Steinhubl.  Design of Ion-Implanted MOSFET'S with Very Small Physical Dimensions , 1974 .

[21]  B. Banijamali,et al.  Advanced reliability study of TSV interposers and interconnects for the 28nm technology FPGA , 2011, Electronic Components and Technology Conference.

[22]  L. F. Miller,et al.  Controlled collapse reflow chip joining , 2000, IBM J. Res. Dev..

[23]  Michael A. Sorna,et al.  High Speed Serdes Devices and Applications , 2008 .

[24]  R.R. Tummala,et al.  The SOP for miniaturized, mixed-signal computing, communication, and consumer systems of the next decade , 2004, IEEE Transactions on Advanced Packaging.

[25]  C. Kothandaraman,et al.  3D stackable 32nm High-K/Metal Gate SOI embedded DRAM prototype , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[26]  Subramanian S. Iyer,et al.  3D integration review , 2011, Science China Information Sciences.

[27]  Wataru Nakayama,et al.  Thermal Management of Electronic Equipment: A Review of Technology and Research Topics , 1986 .

[28]  J. Jeddeloh,et al.  Hybrid memory cube new DRAM architecture increases density and performance , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[29]  Muhannad S. Bakir,et al.  Electrical and fluidic C4 interconnections for inter-layer liquid cooling of 3D ICs , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[30]  Y. Taur,et al.  A variable-size shallow trench isolation (STL) technology with diffused sidewall doping for submicron CMOS , 1988, Technical Digest., International Electron Devices Meeting.

[31]  Michael Burstein,et al.  Hierarchical Wire Routing , 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.