The Research of S-Box Based on Reconstruction Design Method
暂无分享,去创建一个
Jie Zhang | Qiong Zhang | Bo Zhu | Zhouquan Du | Zhibo Liu | Bo Zhu | Jie Zhang | Zhibo Liu | Qiong Zhang | Zhouquan Du
[1] Zhi Chen,et al. Clustering scheduling for hardware tasks in reconfigurable computing systems , 2013, J. Syst. Archit..
[2] B. Earl Wells,et al. Task Scheduling in a Finite-Resource, Reconfigurable Hardware/Software Codesign Environment , 2006, INFORMS J. Comput..
[3] Seth Copen Goldstein,et al. PipeRench: A Reconfigurable Architecture and Compiler , 2000, Computer.
[4] Fadi J. Kurdahi,et al. Design and Implementation of the MorphoSys Reconfigurable Computing Processor , 2000, J. VLSI Signal Process..
[5] Kunle Olukotun,et al. REMARC (abstract): reconfigurable multimedia array coprocessor , 1998, FPGA '98.
[6] Xuejia Lai,et al. On the design and security of block ciphers , 1992 .
[7] Susan K. Langford,et al. Differential-Linear Cryptanalysis , 1994, CRYPTO.
[8] Bart Preneel,et al. On Feistel Ciphers Using Optimal Diffusion Mappings Across Multiple Rounds , 2004, ASIACRYPT.
[9] Georgi Gaydadjiev,et al. Architectural Exploration of the ADRES Coarse-Grained Reconfigurable Array , 2007, ARC.
[10] Jari Nurmi,et al. A coarse-grain reconfigurable architecture for multimedia applications supporting subword and floating-point calculations , 2010, J. Syst. Archit..
[11] Yuanqing Deng,et al. Analysis of the avalanche effect of the AES S box , 2011, 2011 2nd International Conference on Artificial Intelligence, Management Science and Electronic Commerce (AIMSEC).
[12] Mu Li,et al. Design and analysis of dynamic S-box based on Feistel , 2015, 2015 IEEE Advanced Information Technology, Electronic and Automation Control Conference (IAEAC).
[13] Christof Paar,et al. Reconfigurable computing for symmetric-key algorithms , 2002 .
[14] Gerald Estrin,et al. Organization of Computer Systems-the Fixed Plus Variable Structure Computer , 1899 .
[15] Eli Biham,et al. Enhancing Differential-Linear Cryptanalysis , 2002, ASIACRYPT.
[16] Carl Ebeling. The General Rapid Architecture Description , 2002 .
[17] Bruce Schneier,et al. Unbalanced Feistel Networks and Block Cipher Design , 1996, FSE.