A 58-to-60.4GHz Frequency Synthesizer in 90nm CMOS

A 58-60.4GHz frequency synthesizer is implemented in a 90nm CMOS process. A VCO with a distributed-LC tank and a current-reuse frequency divider are used. For 60.4GHz, the measured phase noise at 1 MHz and 2MHz offset is -85.1dBc/Hz and -95dBc/Hz, respectively. Including the buffers, the chip consumes 80mW from a 1.2V supply.

[1]  Shen-Iuan Liu,et al.  A 44GHz Dual-Modulus Divide-by-4/5 Prescaler in 90nm CMOS Technology , 2006, IEEE Custom Integrated Circuits Conference 2006.

[2]  Youngwoo Kwon,et al.  A fully integrated V-band PLL MMIC using 0.15-/spl mu/m GaAs pHEMT technology , 2006 .

[3]  D. Leenaerts,et al.  A 2.5 to 10GHz clock multiplier unit with 0.22ps RMS jitter in a 0.18/spl mu/m CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  J. Pineda de Gyvez,et al.  Threshold voltage mismatch and intra-die leakage current in digital CMOS circuits , 2004, IEEE Journal of Solid-State Circuits.

[5]  F. Herzel,et al.  A fully integrated BiCMOS PLL for 60 GHz wireless applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[6]  Shen-Iuan Liu,et al.  A 1.2V 37-38.5GHz 8-Phase Clock Generator in 0.13/spl mu/ m CMOS Technology , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..