论文信息 - Implementation of BIST Capability using LFSR Techniques in UART

Implementation of BIST Capability using LFSR Techniques in UART

The increasing growth of sub-micron technology has resulted in the difficulty of VLSI testing. Test and design for testability are recognized today as critical to a successful design. Built-in-Self- Test (BIST) is becoming an alternative solution to the rising costs of external electrical testing and increasing complexity of devices Small increase in the cost of system reduces large testing cost. BIST is a design technique that allows a circuit to test itself Test pattern generator (TPG) using Linear Feedback Shift Resister (LFSR) is proposed which is more suitable for BIST architecture. We have implemented Universal asynchronous receiver transmitter (UART) with BIST capability using different LFSR techniques and compared these techniques for the logic utilization in SPARTAN3 XC3S200-4FT256 FPGA device.

Arun Khosla | Balwinder Singh | Shikha Kakar

[1] Seongmoon Wang. Generation of low power dissipation and high fault coverage patterns for scan-based BIST , 2002, Proceedings. International Test Conference.

[2] Hans-Joachim Wunderlich,et al. Pattern generation for a deterministic BIST scheme , 1995, ICCAD.

[3] Lizy K. John,et al. Digital Systems Design Using VHDL , 1998 .

[4] Mohd Yamani Idna Idris,et al. A VHDL IMPLEMENTATION OF UART DESIGN WITH BIST CAPABILITY , 2006 .

[5] Zainalabedin Navabi,et al. VHDL: Analysis and Modeling of Digital Systems , 1992 .

[6] Karsten P. Ulland,et al. Vii. References , 2022 .

[7] Charles E. Stroud. A Designer's Guide to Built-In Self-Test , 2002 .

[8] Krishnendu Chakrabarty,et al. Deterministic built-in test pattern generation for high-performance circuits using twisted-ring counters , 2000, IEEE Trans. Very Large Scale Integr. Syst..