Most application developers are willing to give up some performance and chip utilization in exchange of productivity. High-level tools for developing reconfigurable computing applications trade performance with ease-of-use. However, it is hard to know in a general sense how much performance and utilization one is giving up and how much ease-of-use he/she is gaining. More importantly, given the lack of standards and the uncertainty generated by sales literature, it is very hard to know the real differences that exist among different high-level programming paradigms. In order to do so, one needs a formal methodology and/or a framework that uses a common set of metrics and common experiments over a number of representative tools. In this work, we consider three representative high-level tools, Impulse-C, Mitrion-C, and DSPLogic in the Cray XD1 environment. These tools were selected to represent imperative programming, functional programming and graphical programming, and thereby demonstrate the applicability of our methodology. It will be shown that in spite of the disparity in concepts behind those tools, our methodology will be able to formally uncover the basic differences among them and analytically assess their comparative performance, utilization, and ease-of-use.
[1]
Wayne Luk,et al.
Compilation tools for run-time reconfigurable designs
,
1997,
Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[2]
Scott Hauck,et al.
Reconfigurable computing: a survey of systems and software
,
2002,
CSUR.
[3]
Tarek A. El-Ghazawi,et al.
System-level parallelism and throughput optimization in designing reconfigurable computing applications
,
2004,
18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..
[4]
Aad J. van der Steen,et al.
Overview of recent supercomputers
,
2008
.
[5]
P. Graham,et al.
Using Design-Level Scan to Improve Design Observability and Controllability for Functional Verification of FPGAs
,
2001
.
[6]
Brent E. Nelson,et al.
Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification
,
2001,
FPL.