Formal verification in a component-based reuse methodology

There is an important trend towards design processes based on the reuse of predesigned components. We propose a formal verification approach which smoothly integrates with a component based system-level design methodology. Once a timed Petri net model corresponding to the interface logic has been produced the correctness of the system can be formally verified. The verification is based on the interface properties of the connected components and on abstract models of their functionality, without assuming any knowledge regarding their implementation. We have both developed the theoretical framework underlying the methodology and implemented an experimental environment using model checking techniques.

[1]  John M. Rushby,et al.  Theorem Proving for Verification , 2000, MOVEP.

[2]  Conrado Daws,et al.  Reducing the number of clock variables of timed automata , 1996, RTSS.

[3]  Miodrag Potkonjak,et al.  Effective iterative techniques for fingerprinting design IP , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Jürgen Haase.  Design methodology for IP providers , 1999, DATE '99.

[5]  Alberto L. Sangiovanni-Vincentelli,et al.  Interface-based design , 1997, DAC.

[6]  Ken Albin.  Nuts and bolts of core and SoC verification , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[7]  Juan Carlos López,et al.  The design space layer: supporting early design space exploration for core-based designs , 1999, DATE '99.

[8]  Petru Eles,et al.  A Front End to a Java Based Environment for the Design of Embedded Systems , 2001 .

[9]  Frank Vahid,et al.  An object-oriented communication library for hardware-software codesign , 1997, Proceedings of 5th International Workshop on Hardware/Software Co Design. Codes/CASHE '97.

[10]  Gitanjali Swamy,et al.  Formal verification of digital systems , 1997, Proceedings Tenth International Conference on VLSI Design.

[11]  Hassen Saïdi,et al.  Construction of Abstract State Graphs with PVS , 1997, CAV.

[12]  Manfred Koegst,et al.  A systematic analysis of reuse strategies for design of electronic circuits , 1998, Proceedings Design, Automation and Test in Europe.

[13]  John Chilton,et al.  IP reuse in the system on a chip era , 2000, ISSS '00.

[14]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[15]  Hakan Yalcin,et al.  Functional timing analysis for IP characterization , 1999, DAC '99.

[16]  Emil F. Girczyc,et al.  Increasing Design Quality and Engineering Productivity through Design Reuse , 1993, 30th ACM/IEEE Design Automation Conference.

[17]  Stephan Merz,et al.  Model Checking , 2000 .

[18]  Miodrag Potkonjak,et al.  Behavioral synthesis techniques for intellectual property protection , 2005, TODE.

[19]  Rolf Drechsler,et al.  Reachability analysis for formal verification of SystemC , 2002, Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools.

[20]  Rajeev Alur,et al.  Model-checking for real-time systems , 1990, [1990] Proceedings. Fifth Annual IEEE Symposium on Logic in Computer Science.

[21]  R. Seepold.  Virtual Socket Interface Alliance , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[22]  Edmund M. Clarke,et al.  Symbolic Model Checking: 10^20 States and Beyond , 1990, Inf. Comput..

[23]  Petru Eles,et al.  Modeling and formal verification of embedded systems based on a Petri net representation , 2003, J. Syst. Archit..

[24]  Peter Marwedel,et al.  Embedded system design , 2021, Embedded Systems.

[25]  D. Brand.  Verification of large synthesized designs , 1993, ICCAD 1993.

[26]  Axel Jantsch,et al.  Modeling embedded systems and SoCs - concurrency and time in models of computation , 2003, The Morgan Kaufmann series in systems on silicon.

[27]  Daniel D. Gajski,et al.  Embedded tutorial: essential issues for IP reuse , 2000, ASP-DAC '00.

[28]  Orna Grumberg,et al.  Branching-Time Temporal Logic and Tree Automata , 1996, Inf. Comput..

[29]  Olivier Coudert,et al.  A unified framework for the formal verification of sequential circuits , 1990, ICCAD 1990.

[30]  Luca Benini,et al.  Virtual simulation of distributed IP-based designs , 1999, DAC '99.

[31]  Wolfgang Rosenstiel,et al.  A qualification platform for design reuse , 2002, Proceedings International Symposium on Quality Electronic Design.

[32]  Pierre Bricaud,et al.  Reuse methodology manual for system-on-chip designs , 1998 .

[33]  V. Chaiyakul,et al.  Essential issues for IP reuse , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[34]  Rolf Drechsler,et al.  Formal verification of LTL formulas for SystemC designs , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[35]  Petru Eles,et al.  Verification of embedded systems using a petri net based representation , 2000, ISSS '00.

[36]  E. Sackinger,et al.  A single-chip, 1.6-billion, 16-b MAC/s multiprocessor DSP , 2000, IEEE Journal of Solid-State Circuits.

[37]  Kim G. Larsen,et al.  Time-Optimal Real-Time Test Case Generation Using Uppaal , 2003, FATES.

[38]  Tulika Mitra,et al.  Using formal techniques to debug the AMBA system-on-chip bus protocol , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[39]  Raul Camposano,et al.  Embedded system design , 1996, Des. Autom. Embed. Syst..

[40]  Thomas A. Henzinger,et al.  Symbolic Model Checking for Real-Time Systems , 1994, Inf. Comput..

[41]  Stephen A. Edwards,et al.  Design of embedded systems: formal models, validation, and synthesis , 1997, Proc. IEEE.

[42]  G. Grätzer.  General Lattice Theory , 1978 .

[43]  C. Douglas Locke,et al.  Building a predictable avionics platform in Ada: a case study , 1991, [1991] Proceedings Twelfth Real-Time Systems Symposium.

[44]  Wolfgang Rosenstiel,et al.  An efficient reuse system for digital circuit design , 1999, DATE '99.

[45]  Ansuman Banerjee,et al.  Formal verification of module interfaces against real time specifications , 2002, DAC '02.

[46]  Felice Balarin,et al.  Approximate reachability analysis of timed automata , 1996, 17th IEEE Real-Time Systems Symposium.

[47]  Orna Grumberg,et al.  Model checking and modular verification , 1994, TOPL.

[48]  K. C. Lo,et al.  Design for reuse , 1998 .

[49]  Bryan D. Ackland,et al.  A single-chip 1.6 billion 16-b MAC/s multiprocessor DSP , 1999 .

[50]  Edmund M. Clarke,et al.  Model Checking , 1999, Handbook of Automated Reasoning.

[51]  Rajeev Alur,et al.  A Theory of Timed Automata , 1994, Theor. Comput. Sci..