On fault-tolerant design of Exclusive-OR gates in QCA

Design paradigms of logic circuits with quantum-dot cellular automata (QCA) have been extensively studied in the recent past. Unfortunately, due to the lack of mature fabrication support, QCA-based circuits often suffer from various types of manufacturing defects and variations and, therefore, are unreliable and error-prone. QCA-based exclusive-OR (XOR) gates are frequently used in the construction of several computing subsystems such as adders, linear feedback shift registers, parity generators and checkers. However, none of the existing designs for QCA XOR gates have considered the issue of ensuring fault-tolerance. Simulation results also show that these designs can hardly tolerate any fault. We investigate the applicability of various existing fault-tolerant schemes such as triple modular redundancy, NAND multiplexing and majority multiplexing in the context of practical realization of QCA XOR gate. Our investigations reveal that these techniques incur prohibitively large area and delay and hence, they are unsuitable for practical scenarios. We propose here realistic designs of QCA XOR gates (in terms of area and delay) with significantly high fault-tolerance against all types of cell misplacement defects such as cell omission, cell displacement, cell misalignment and extra/additional cell deposition. Furthermore, the absence of any crossing in the proposed designs facilitates low-cost fabrication of such systems.

[1]  Firdous Ahmad,et al.  Design of novel inverter and buffer in Quantum-dot Cellular Automata (QCA) , 2015, 2015 2nd International Conference on Computing for Sustainable Global Development (INDIACom).

[2]  Debasis Mitra,et al.  Design of a practical fault-tolerant adder in QCA , 2016, Microelectron. J..

[3]  P. D. Tougaw,et al.  Logical devices implemented using quantum cellular automata , 1994 .

[4]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[5]  Bibhash Sen,et al.  Efficient design of fault tolerant tiles in QCA , 2014, 2014 Annual IEEE India Conference (INDICON).

[6]  Keivan Navi,et al.  A novel low power Exclusive-OR via cell level-based design function in quantum cellular automata , 2017 .

[7]  G. Bersuker,et al.  On the impact of high-κ gate stacks on mobility: A Monte Carlo study including coupled SO phonon-plasmon scattering , 2007 .

[8]  Minsu Choi,et al.  Scalability of Globally Asynchronous QCA (Quantum-Dot Cellular Automata) Adder Design , 2008, J. Electron. Test..

[9]  Mahfuza Khatun,et al.  Fault-tolerance and thermal characteristics of quantum-dot cellular automata devices , 2010 .

[10]  Earl E. Swartzlander,et al.  A review of QCA adders and metrics , 2012, 2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR).

[11]  A KhanK.,et al.  Circuit Nanotechnology: QCA Adder Gate Layout Designs , 2014 .

[12]  Mehdi Baradaran Tahoori,et al.  Quantum cellular automata: new defects and faults for new devices , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[13]  M. Kianpour,et al.  Novel Design of n-bit Controllable Inverter by Quantum-dot Cellular Automata , 2014 .

[14]  Gurmohan Singh,et al.  A novel robust exclusive-OR function implementation in QCA nanotechnology with energy dissipation analysis , 2016 .

[15]  Mohammad Mohammadi,et al.  Design of non-restoring divider in quantum-dot cellular automata technology , 2017, IET Circuits Devices Syst..

[16]  Xiaojun Ma,et al.  Fault Tolerant Schemes for QCA Systems , 2008, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.

[17]  Mousumi Saha,et al.  Quantum Dot Cellular Automata Based Effective Design of Combinational and Sequential Logical Structures , 2011 .

[18]  Keivan Navi,et al.  Towards ultra-efficient QCA reversible circuits , 2017, Microprocess. Microsystems.

[19]  Kee-Young Yoo,et al.  Design of Exclusive-OR Logic Gate on Quantum-Dot Cellular Automata , 2015 .

[20]  Wolfgang Porod,et al.  Quantum cellular automata , 1994 .

[21]  T.J. Dysart,et al.  > Replace This Line with Your Paper Identification Number (double-click Here to Edit) < 1 , 2001 .

[22]  Mitchell A. Thornton,et al.  ESOP Transformation to Majority Gates for Quantum-dot Cellular Automata Logic Synthesis , 2007 .

[23]  S. Bhanja,et al.  Sequential Circuit Design in Quantum-Dot Cellular Automata , 2008, 2008 8th IEEE Conference on Nanotechnology.

[24]  M. Mustafa,et al.  Design and implementation of quantum cellular automata based novel parity generator and checker circuits with minimum complexity and cell count , 2013 .

[25]  Debashis De,et al.  A novel pseudo random number generator based cryptographic architecture using quantum-dot cellular automata , 2016, Microprocess. Microsystems.

[26]  Jing Huang,et al.  Defect Tolerance of QCA Tiles , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[27]  Fabrizio Lombardi,et al.  Modeling and Evaluating Errors Due to Random Clock Shifts in Quantum-Dot Cellular Automata Circuits , 2009, J. Electron. Test..

[28]  F. Lombardi,et al.  Testing of quantum cellular automata , 2004, IEEE Transactions on Nanotechnology.

[29]  P. D. Tougaw,et al.  A device architecture for computing with quantum dots , 1997, Proc. IEEE.

[30]  Mohammad Hossein Moaiyeri,et al.  Designing efficient QCA logical circuits with power dissipation analysis , 2015, Microelectron. J..

[31]  Lee Ai Lim,et al.  Sequential circuit design using Quantum-dot Cellular Automata (QCA) , 2012, 2012 IEEE International Conference on Circuits and Systems (ICCAS).

[32]  Fabrizio Lombardi,et al.  Modeling QCA defects at molecular-level in combinational circuits , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[33]  S. Roy,et al.  Majority multiplexing-economical redundant fault-tolerant designs for nanoarchitectures , 2005, IEEE Transactions on Nanotechnology.

[34]  Firdous Ahmad,et al.  Performance Evaluation of Efficient XOR Structures in Quantum-Dot Cellular Automata (QCA) , 2013 .

[35]  Keivan Navi,et al.  Designing quantum-dot cellular automata counters with energy consumption analysis , 2015, Microprocess. Microsystems.

[36]  Michael T. Niemier,et al.  Eliminating wire crossings for molecular quantum-dot cellular automata implementation , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[37]  D. Tougaw,et al.  Stray Charge in Quantum-dot Cellular Automata: A Validation of the Intercellular Hartree Approximation , 2013, IEEE Transactions on Nanotechnology.

[38]  M. Morris Mano,et al.  Digital Logic and Computer Design , 1979 .

[39]  Keivan Navi,et al.  Novel Robust Single Layer Wire Crossing Approach for Exclusive OR Sum of Products Logic Design with Quantum-Dot Cellular Automata , 2014, J. Low Power Electron..

[40]  Razieh Farazkish,et al.  Design and characterization of a new fault-tolerant full-adder for quantum-dot cellular automata , 2015, Microprocess. Microsystems.

[41]  Earl E. Swartzlander,et al.  Adder and Multiplier Design in Quantum-Dot Cellular Automata , 2009, IEEE Transactions on Computers.

[42]  Robert E. Lyons,et al.  The Use of Triple-Modular Redundancy to Improve Computer Reliability , 1962, IBM J. Res. Dev..