Doubling Test Cell Throughput by On-Loadboard Hardware- Implementation and Experience in a Production Environment

This paper reports the experience being made during the implementation of low pin count techniques and their insertion into a production environment. The techniques applied are "on-loadboard compare" and "shared driver". Already known on a concept level for an on-chip approach, in this paper the transfer to an on-loadboard solution is presented. Emphasis is put on production related aspects. Practical experience, challenges, and pitfalls are described to allow a better assessment of risks and benefits of the investigated methods.

[1]  Minesh B. Amin,et al.  X-tolerant compression and application of scan-atpg patterns in a bist architecture , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[2]  W. Robert Daasch,et al.  Statistical post-processing at wafersort-an alternative to burn-in and a manufacturable solution to test limit setting for sub-micron technologies , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[3]  Janak H. Patel,et al.  A case study on the implementation of the Illinois Scan Architecture , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[4]  Camelia Hora,et al.  Trends in testing integrated circuits , 2004, 2004 International Conferce on Test.

[5]  Brion L. Keller,et al.  OPMISR: the foundation for compressed ATPG vectors , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[6]  Michael Gössel,et al.  On-Chip Evaluation, Compensation, and Storage of Scan Diagnosis Data - A Test Time Efficient Scan Diagnosis Architecture , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[7]  Emil Gizdarski,et al.  Understanding yield losses in logic circuits , 2004, IEEE Design & Test of Computers.

[8]  Erik Jan Marinissen,et al.  Trends in testing integrated circuits , 2004 .

[9]  Michael Gössel,et al.  On-chip evaluation, compensation and storage of scan diagnosis data , 2007, IET Comput. Digit. Tech..

[10]  Subhasish Mitra,et al.  X-compact: an efficient response compaction technique for test cost reduction , 2002, Proceedings. International Test Conference.

[11]  Vivek Chickermane,et al.  An economic analysis and ROI model for nanometer test , 2004, 2004 International Conferce on Test.

[12]  Camelia Hora,et al.  On a Statistical Fault Diagnosis Approach Enabling Fast Yield Ramp-Up , 2003, J. Electron. Test..

[13]  Vivek Chickermane,et al.  An economic analysis and ROI model for nanometer test , 2004 .

[14]  Nilanjan Mukherjee,et al.  Embedded deterministic test for low cost manufacturing test , 2002, Proceedings. International Test Conference.

[15]  José L. Huertas.  Test and Design-for-Testability in Mixed-Signal Integrated Circuits , 2004 .

[16]  Erik Larsson,et al.  An Architecture for Combined Test Data Compression and Abort-on-Fail Test , 2007, 2007 Asia and South Pacific Design Automation Conference.

[17]  Wu-Tung Cheng,et al.  Compression mode diagnosis enables high volume monitoring diagnosis flow , 2005, IEEE International Conference on Test, 2005..

[18]  Sebastian Sattler,et al.  Controlled sine wave fitting for ADC test , 2004 .