Floating Gate Devices: Operation and Compact Modeling

This paper describes a possible approach to Compact Modeling of Floating Gate devices. Floating Gate devices are the basic building blocks of Semiconductor Nonvolatile Memories (EPROM, EEPROM, Flash). Among these, Flash are the most innovative and complex devices. The strategy followed developing this new model allows to cover a wide range of simulation conditions, making it very appealing for device physicists and circuit designers.

[1]  Jordi Suñé,et al.  Advanced electrical-level modeling of EEPROM cells , 1993 .

[2]  Y. Takeuchi,et al.  A compact on-chip ECC for low cost flash memories , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[3]  L. Ravazzi,et al.  A novel method for the experimental determination of the coupling ratios in submicron EPROM and flash EEPROM cells , 1990, International Technical Digest on Electron Devices.

[4]  P. Liu,et al.  A theoretical model for the current-voltage characteristics of a floating-gate EEPROM cell , 1993 .

[5]  B. Riccò,et al.  An analytical model of the energy distribution of hot electrons , 1990 .

[6]  A. Tasch,et al.  A pseudo-lucky electron model for simulation of electron gate current in submicron NMOSFET's , 1996 .

[7]  Y.A. El-Mansy,et al.  A simple two-dimensional model for IGFET operation in the saturation region , 1977, IEEE Transactions on Electron Devices.

[8]  L. Selmi,et al.  Injection efficiency of CHISEL gate currents in short MOS devices: physical mechanisms, device implications, and sensitivity to technological parameters , 2000 .

[9]  N. G. Constantine.  Hot electron effects in MOSFET's , 1975 .

[10]  R. Muller,et al.  A unified model for hot-electron currents in MOSFET's , 1981, 1981 International Electron Devices Meeting.

[11]  L. Albani,et al.  A new compact DC model of floating gate memory cells without capacitive coupling coefficients , 2002 .

[12]  F. Stern.  Self-Consistent Results for n -Type Si Inversion Layers , 1972 .

[13]  C.G. Sodini,et al.  The effect of high fields on MOS device and circuit performance , 1984, IEEE Transactions on Electron Devices.

[14]  M. Lanzoni,et al.  Transient simulation of the ERASE cycle of floating gate EEPROMs , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[15]  G. Gildenblat,et al.  Analytical approximation for the MOSFET surface potential , 2001 .

[16]  Fabio Pellizzer,et al.  A new model of gate capacitance as a simple tool to extract MOS parameters , 2001 .

[17]  B. Riccò,et al.  Quantum-mechanical modeling of accumulation layers in MOS structure , 1992 .

[18]  Dimitri A. Antoniadis,et al.  Capacitance Modeling for Deep Submicron Thin Gate Oxide MOSFETs , 1995, ESSDERC '95: Proceedings of the 25th European Solid State Device Research Conference.

[19]  Toru Tanzawa,et al.  Optimization of word-line booster circuits for low-voltage flash memories , 1999 .

[20]  Chung-Yu Wu,et al.  Area-efficient layout design for CMOS output transistors , 1997 .

[21]  Piero Olivo,et al.  Flash memory cells-an overview , 1997, Proc. IEEE.

[22]  C. Hu,et al.  BSIM4 gate leakage model including source-drain partition , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[23]  C. Hu.  Lucky-electron model of channel hot electron emission , 1979, 1979 International Electron Devices Meeting.

[24]  Guido Torelli,et al.  On-chip error correcting techniques for new-generation flash memories , 2003, Proc. IEEE.

[25]  S.T. Wang.  On the I-V characteristics of floating-gate MOS transistors , 1979, IEEE Transactions on Electron Devices.

[26]  Christopher R. Clare.  Designing logic systems using state machines , 1973 .

[27]  R. Vancu,et al.  A 35 ns 256 K CMOS EEPROM with error correcting circuitry , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[28]  Risto M. Nieminen,et al.  Electronic Properties of Two-Dimensional Systems , 1988 .

[29]  P. Shah,et al.  A new technique for determining the capacitive coupling coefficients in flash EPROMs , 1992, IEEE Electron Device Letters.

[30]  Roberto Ravasio,et al.  An overview of logic architectures inside flash memory devices , 2003 .

[31]  B. Eitan,et al.  Hot-electron injection into the oxide in n-channel MOS devices , 1981, IEEE Transactions on Electron Devices.

[32]  M. Lanzoni,et al.  Nonvolatile multilevel memories for digital applications , 1998, Proc. IEEE.

[33]  L. Albani,et al.  Bias and W/L dependence of capacitive coupling coefficients in floating gate memory cells , 2001 .

[34]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[35]  D. M. Kim,et al.  A new technique for measuring coupling coefficients and 3-D capacitance characterization of floating-gate devices , 1994 .

[36]  L. Ravazzi,et al.  Complete transient simulation of flash EEPROM devices , 1990, International Technical Digest on Electron Devices.

[37]  Giovanni Campardo,et al.  Special issue on flash memory technology , 2003 .

[38]  J. Bude.  Secondary electron flash-A high performance, low power flash technology for 0.35μm and below , 1997 .

[39]  S.S. Chung,et al.  A Spice-compatible flash EEPROM model feasible for transient and program/erase cycling endurance simulation , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).