Multiple Cell Upset Classification in Commercial SRAMs
暂无分享,去创建一个
G. Tsiligiannis | L. Dilillo | A. Bosio | P. Girard | S. Pravossoudovitch | A. Todri | A. Virazel | C. Frost | F. Wrobel | H. Puchner | F. Saigné | H. Puchner | A. Bosio | P. Girard | S. Pravossoudovitch | A. Virazel | F. Wrobel | F. Saigné | F. Saigné | A. Todri | L. Dilillo | G. Tsiligiannis | C. Frost | Frédéric Wrobel | Helmut Puchner | Christopher Frost
[1] E. W. Enlow,et al. The relationship of holding points and a general solution for CMOS latchup , 1992 .
[2] Thierry Carriere,et al. Heavy Ion Induced Gigantic Multiple Errors in State of the Art Memories , 2000 .
[3] H. Puchner,et al. Elimination of Single Event Latchup in 90nm SRAM Technologies , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.
[4] P. Morris,et al. Large-Scale Multiple Cell Upsets in 90 nm Commercial SRAMs During Neutron Irradiation , 2012, IEEE Transactions on Nuclear Science.
[5] L. W. Massengill,et al. Non-random single event upset trends , 1989 .
[6] Arnaud Virazel,et al. Evaluation of test algorithms stress effect on SRAMs under neutron radiation , 2012, 2012 IEEE 18th International On-Line Testing Symposium (IOLTS).
[7] J.D. Cressler,et al. Multiple-Bit Upset in 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.
[8] M. Calvet,et al. Simulation of nucleon-induced nuclear reactions in a simplified SRAM structure: scaling effects on SEU and MBU cross sections , 2001 .
[9] J. Otterstedt,et al. Integration of non-classical faults in standard March tests , 1998, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236).
[10] Marian Marinescu,et al. Simple and Efficient Algorithms for Functional RAM Testing , 1982, ITC.
[11] H. Puchner,et al. Investigation of multi-bit upsets in a 150 nm technology SRAM device , 2005, IEEE Transactions on Nuclear Science.
[12] Ethan H. Cannon,et al. At-Speed SEE Testing of RHBD Embedded SRAMs , 2013, IEEE Transactions on Nuclear Science.
[13] G. Gasiot,et al. Multiple Cell Upsets as the Key Contribution to the Total SER of 65 nm CMOS SRAMs and Its Dependence on Well Engineering , 2007, IEEE Transactions on Nuclear Science.
[14] H. Puchner,et al. Neutron Induced Micro SEL Events in COTS SRAM Devices , 2007, 2007 IEEE Radiation Effects Data Workshop.
[15] H.S. Kim,et al. Device-Orientation Effects on Multiple-Bit Upset in 65 nm SRAMs , 2008, IEEE Transactions on Nuclear Science.