A 1.2-V, 600-MS/s, 2.4-mW DAC for WLAN 802.11 and 802.16 Wireless Transmitters

For the present and up-coming WLAN applications (802,11a/g, 802.11n, 802.16), a transmission baseband architecture uses a 600-MS/s current-steering DAC with a passive output load to perform the baseband signal processing, avoiding the use of any active reconstruction filter. In a 0.13-mum CMOS technology the DAC consumes 2.4 mW from a single 1.2-V supply voltage. The DAC exhibits a full-scale SFDR of 68 dB for an input signal frequency of 12 MHz and a full-scale dynamic range of 9.7 bits between 0 and 10 MHz. These data correspond to the best reported figure of merit, if compared with state-of-the-art digital-to-analog converters

[1]  W. Dehaene,et al.  A 14-bit 130-MHz CMOS current-steering DAC with adjustable INL , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[2]  M.S.J. Steyaert,et al.  A 10-bit 250-MS/s binary-weighted current-steering DAC , 2004, IEEE Journal of Solid-State Circuits.

[3]  Manolis Terrovitis,et al.  An 802.11g WLAN SoC , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[4]  D. Leenaerts,et al.  A 12b 500MS/s DAC with >70dB SFDR up to 120MHz in 0.18μm CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[5]  A. Baschirotto,et al.  A low-power, low-voltage (11mW/8.4mW, 1.2V) DAC+filter for multistandard (WLAN/UMTS) transmitters , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[6]  John D. Hyde,et al.  A 300-MS/s 14-bit digital-to-analog converter in logic CMOS , 2003, IEEE J. Solid State Circuits.

[7]  M. Clara,et al.  Low-power 14-bit current steering DAC, for ADSL2+/CO applications in 0.13/spl mu/m CMOS , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[8]  M. Steyaert,et al.  A 10b 250MS/s binary-weighted current-steering DAC , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[9]  K. O'Sullivan,et al.  A 12-bit 320-MSample/s current-steering CMOS D/A converter in 0.44 mm/sup 2/ , 2004, IEEE Journal of Solid-State Circuits.

[10]  W. Schofield,et al.  A 16b 400MS/s DAC with <-80dBc IMD to 300MHz and <-160dBm/Hz noise power spectral density , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[11]  Hooman Darabi,et al.  A fully integrated SOC for 802.11b in 0.18-μm CMOS , 2005 .