Active Gate Driver for Dynamic Current Balancing of Parallel-Connected SiC MOSFETs

In high-power applications, parallel connection of discrete silicon carbide (SiC) mosfets is necessary to increase the current rating. However, the unbalanced dynamic current during switching transient may cause unequal power loss and thermal distribution, which is a great challenge in parallel applications. In this article, a dynamic current balancing method based on a new active gate driver (AGD) is proposed to improve the current sharing. The principle of the AGD is based on di/dt feedback control and voltage controlled current source to adjust gate drive current of SiC mosfets. Therefore, the switching trajectory of the paralleled devices can be changed to achieve current balance. In addition, by using master-slave control strategy, the proposed AGD can be easily used for multiple paralleled devices. The double pulse tests are conducted to verify the effectiveness of the proposed AGD. For two paralleled devices, the turn-on and turn-off switching energy imbalances are reduced from 13.4% and 56.0% (12.1% and 52.9%) to 8.8% and 15.3% (8.0% and 8.8%) by the current source (current sink) circuit. For six paralleled devices, the degrees of turn-on and turn-off switching energy imbalances can be reduced from 21.8% and 16.1% to 11.8% and 7.8% by the proposed AGD.

[1]  Cai Chen,et al.  A Dynamic Current Balancing Method for Paralleled SiC MOSFETs Using Monolithic Si-RC Snubber Based on a Dynamic Current Sharing Model , 2022, IEEE transactions on power electronics.

[2]  Y. Pei,et al.  Cu Clip-Bonding Method With Optimized Source Inductance for Current Balancing in Multichip SiC MOSFET Power Module , 2022, IEEE Transactions on Power Electronics.

[3]  Junming Zhang,et al.  An Active Gate Driver for Dynamic Current Sharing of Paralleled SiC MOSFETs , 2021, 2021 IEEE Energy Conversion Congress and Exposition (ECCE).

[4]  Laili Wang,et al.  A Method to Balance Dynamic Current of Paralleled SiC MOSFETs With Kelvin Connection Based on Response Surface Model and Nonlinear Optimization , 2021, IEEE Transactions on Power Electronics.

[5]  Yang Wen,et al.  Active Gate Driver for Improving Current Sharing Performance of Paralleled High-Power SiC MOSFET Modules , 2021, IEEE Transactions on Power Electronics.

[6]  Michihiro Shintani,et al.  Influence of Device Parameter Variability on Current Sharing of Parallel-Connected SiC MOSFETs , 2020, 2020 IEEE 29th Asian Test Symposium (ATS).

[7]  Yizhe Liu,et al.  A New Screening Method for Alleviating Transient Current Imbalance of Paralleled SiC MOSFETs , 2020, 2020 IEEE 1st China International Youth Conference on Electrical Engineering (CIYCEE).

[8]  Ye Zhu,et al.  Influence of Paralleled SiC MOSFET on Turn-off Gate Voltage Oscillation , 2020, 2020 IEEE Energy Conversion Congress and Exposition (ECCE).

[9]  S. Cui,et al.  Design of a Paralleled SiC MOSFET Half-Bridge Unit With Distributed Arrangement of DC Capacitors , 2020, IEEE Transactions on Power Electronics.

[10]  Laili Wang,et al.  Effect of Asymmetric Layout and Unequal Junction Temperature on Current Sharing of Paralleled SiC MOSFETs With Kelvin-Source Connection , 2020, IEEE Transactions on Power Electronics.

[11]  Zhibin Zhao,et al.  Chips Classification for Suppressing Transient Current Imbalance of Parallel-Connected Silicon Carbide MOSFETs , 2020, IEEE Transactions on Power Electronics.

[12]  Zhe Zhang,et al.  Imbalance Current Analysis and Its Suppression Methodology for Parallel SiC MOSFETs with Aid of a Differential Mode Choke , 2020, IEEE Transactions on Industrial Electronics.

[13]  Rolando Burgos,et al.  Current Sharing Behavior and Characterization of a 1200 V, 6.5 mΩ SiC Half-Bridge Power Module with Flexible PCB Gate Loop Connection , 2019, 2019 IEEE Energy Conversion Congress and Exposition (ECCE).

[14]  M. Bakran,et al.  Modelling parallel SiC MOSFETs: thermal self‐stabilisation vs. switching imbalances , 2019, IET Power Electronics.

[15]  Sizhao Lu,et al.  A Passive Transient Current Balancing Method for Multiple Paralleled SiC-MOSFET Half-Bridge Modules , 2019, 2019 IEEE Applied Power Electronics Conference and Exposition (APEC).

[16]  Zheng Zeng,et al.  Layout-Dominated Dynamic Current Imbalance in Multichip Power Module: Mechanism Modeling and Comparative Evaluation , 2019, IEEE Transactions on Power Electronics.

[17]  K. Ngo,et al.  Magnetic Integration Into a Silicon Carbide Power Module for Current Balancing , 2019, IEEE Transactions on Power Electronics.

[18]  A. Raciti,et al.  Effects of the Device Parameters and Circuit Mismatches on the Static and Dynamic Behavior of Parallel Connections of Silicon Carbide MOSFETs , 2018, 2018 IEEE Energy Conversion Congress and Exposition (ECCE).

[19]  Yu Chen,et al.  The Cost-Efficient Gating Drivers with Master-Slave Current Sharing Control for Parallel SiC MOSFETs , 2018, 2018 IEEE Transportation Electrification Conference and Expo, Asia-Pacific (ITEC Asia-Pacific).

[20]  Stig Munk-Nielsen,et al.  Influence of Paralleling Dies and Paralleling Half-Bridges on Transient Current Distribution in Multichip Power Modules , 2018, IEEE Transactions on Power Electronics.

[21]  Wensong Yu,et al.  Gate driver design for a high power density EV/HEV traction drive using silicon carbide MOSFET six-pack power modules , 2017, 2017 IEEE Energy Conversion Congress and Exposition (ECCE).

[22]  Stig Munk-Nielsen,et al.  Switching current imbalance mitigation in power modules with parallel connected SiC MOSFETs , 2017, 2017 19th European Conference on Power Electronics and Applications (EPE'17 ECCE Europe).

[23]  Longya Xu,et al.  A Double-End Sourced Wire-Bonded Multichip SiC MOSFET Power Module With Improved Dynamic Current Sharing , 2017, IEEE Journal of Emerging and Selected Topics in Power Electronics.

[24]  Khai D. T. Ngo,et al.  Balancing of Peak Currents Between Paralleled SiC MOSFETs by Drive-Source Resistors and Coupled Power-Source Inductors , 2017, IEEE Transactions on Industrial Electronics.

[25]  Khai D. T. Ngo,et al.  Passive Balancing of Peak Currents Between Paralleled MOSFETs With Unequal Threshold Voltages , 2017, IEEE Transactions on Power Electronics.

[26]  Fan Zhang,et al.  A novel active gate driver for static and dynamic current balancing of parallel-connected IGBTs , 2017, 2017 IEEE Applied Power Electronics Conference and Exposition (APEC).

[27]  Li Ran,et al.  The Effect of Electrothermal Nonuniformities on Parallel Connected SiC Power Devices Under Unclamped and Clamped Inductive Switching , 2016, IEEE Transactions on Power Electronics.

[28]  Stig Munk-Nielsen,et al.  A Novel DBC Layout for Current Imbalance Mitigation in SiC MOSFET Multichip Power Modules , 2016, IEEE Transactions on Power Electronics.

[29]  Philippe Ladoux,et al.  Parallel Connection of 1200-V/100-A SiC-MOSFET Half-Bridge Modules , 2016, IEEE Transactions on Industry Applications.

[30]  Leon M. Tolbert,et al.  A compact planar Rogowski coil current sensor for active current balancing of parallel-connected Silicon Carbide MOSFETs , 2014, 2014 IEEE Energy Conversion Congress and Exposition (ECCE).

[31]  Yang Xue,et al.  Active compensation of current unbalance in paralleled silicon carbide MOSFETs , 2014, 2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014.

[32]  M. Sasaki,et al.  Current balancing control for parallel connected IGBTs using programmable gate driver output resistance , 2013, 2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[33]  M. Sasaki,et al.  A segmented gate driver IC for the reduction of IGBT collector current over-shoot at turn-on , 2013, 2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[34]  J. Sakano,et al.  New concept high-voltage IGBT gate driver with self-adjusting active gate control function for SiC-SBD hybrid module , 2013, 2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[35]  J.W. Kolar,et al.  Active Gate Control for Current Balancing of Parallel-Connected IGBT Modules in Solid-State Modulators , 2007, IEEE Transactions on Plasma Science.

[36]  P. Hofer-Noser,et al.  Monitoring of paralleled IGBT/diode modules , 1999 .

[37]  P. Hofer,et al.  Paralleling intelligent IGBT power modules with active gate-controlled current balancing , 1996, PESC Record. 27th Annual IEEE Power Electronics Specialists Conference.

[38]  Jianpeng Wang,et al.  Interleaved Planar Packaging Method of Multichip SiC Power Module for Thermal and Electrical Performance Improvement , 2022, IEEE Transactions on Power Electronics.

[39]  Xiongfei Wang,et al.  Influences of Device and Circuit Mismatches on Paralleling Silicon Carbide MOSFETs , 2016, IEEE Transactions on Power Electronics.