A DSP for DCT-based and wavelet-based video codecs for consumer applications

We have developed a video digital signal processor (VDSP1) which performs real-time encoding and decoding for discrete cosine transform- (DCT-) based algorithms such as ITU-T H.261, H.263 and wavelet-based subband encoding algorithms. This LSI is suitable for consumer applications, as it was implemented using 0.5 /spl mu/m CMOS process technology to realize compactness (one million transistors on 65 mm/sup 2/) and low power (maximum: 560 mW). It features a processing unit which performs wavelet filtering at high speeds, a compact DCT circuit, and a fast, flexible DRAM interface for low-cost systems. At 40 MHz, a single chip is capable of processing quarter common intermediate format (QCIF) (176/spl times/144 pixels) size pictures at a rate greater than 15 frames/s.

[1]  Hisashi Kodama,et al.  A video digital signal processor with a vector-pipeline architecture , 1992 .

[2]  J. Knobloch,et al.  A programmable audio/video processor for H.320, H.324, and MPEG , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  Masahiko Yoshimoto,et al.  A 100-MHz 2-D discrete cosine transform core processor , 1992 .

[4]  Kunitoshi Aono,et al.  A 30 ns (600 MOPS) image processor with a reconfigurable pipeline architecture , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[5]  Bede Liu,et al.  A new hardware realization of digital filters , 1974 .

[6]  Yves Durand,et al.  A single chip videophone video encoder/decoder , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[7]  Lee-Sup Kim,et al.  A 200 MHz 13 mm/sup 2/ 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme , 1994 .