论文信息 - Reconfigurable and low power 2D-DCT IP for ubiquitous multimedia streaming

Reconfigurable and low power 2D-DCT IP for ubiquitous multimedia streaming

An energy efficient architecture for the discrete cosine transform is presented. The proposed IP is intended to be used as the transform stage in a mobile H.263 codec. In particular, it seems well suited for an FPGA implementation since, after a complete place and route process, it is able to sustain a full-motion PAL video streaming operating at a frequency of 74 MHz with a dynamic power dissipation of just 39 mW.

[1] Juan López,et al. An Efficient Architecture for the In-Place Fast Cosine Transform , 1999, J. VLSI Signal Process..

[2] Trac D. Tran,et al. Fast multiplierless approximations of the DCT with the lifting scheme , 2001, IEEE Trans. Signal Process..

[3] P. Yip,et al. Discrete Cosine Transform: Algorithms, Advantages, Applications , 1990 .

[4] Daniel Boudreau,et al. The design and simulated performance of a mobile video telephony application for satellite third-generation wireless systems , 2001, IEEE Trans. Multim..

[5] Touradj Ebrahimi,et al. Visual data compression for multimedia applications , 1998, Proc. IEEE.

[6] G.S. Moschytz,et al. Practical fast 1-D DCT algorithms with 11 multiplications , 1989, International Conference on Acoustics, Speech, and Signal Processing,.

[7] Yuh-Ming Huang,et al. A refined fast 2-D discrete cosine transform algorithm with regular butterfly structure , 1998 .

[8] Enrico Magli,et al. Robust and edge-preserving video error concealment by coarse-to-fine block replenishment , 2002, 2002 IEEE International Conference on Acoustics, Speech, and Signal Processing.