A Fast Clustering-Based Min-Cut Placement Algorithm With Simulated-Annealing Performance
暂无分享,去创建一个
[1] Prithviraj Banerjee,et al. ESp: Placement by simulated evolution , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Chung-Kuan Cheng,et al. Module Placement Based on Resistive Network Optimization , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] C. D. Gelatt,et al. Optimization by Simulated Annealing , 1983, Science.
[4] Youssef Saab,et al. A Fast and Robust Network Bisection Algorithm , 1995, IEEE Trans. Computers.
[5] Peter Suaris,et al. A quadrisection-based combined place and route scheme for standard cells , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Bryan T. Preas,et al. Automatic Placement A Review of Current Techniques , 1986, DAC 1986.
[7] R. M. Mattheyses,et al. A Linear-Time Heuristic for Improving Network Partitions , 1982, 19th Design Automation Conference.
[8] Brian W. Kernighan,et al. A Procedure for Placement of Standard-Cell VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] James P. Cohoon,et al. Genetic Placement , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[10] Thomas Lengauer,et al. Combinatorial algorithms for integrated circuit layout , 1990, Applicable theory in computer science.
[11] Youssef Saab. Post-analysis-based clustering dramatically improves the Fiduccia-Mattheyses algorithm , 1993, Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference.
[12] J. Blanks. Near-Optimal Placement Using a Quadratic Objective Function , 1985, DAC 1985.
[13] Ernst G. Ulrich,et al. Clustering and linear placement , 1972, DAC '72.
[14] Pinaki Mazumder,et al. A genetic approach to standard cell placement using meta-genetic parameter optimization , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[15] Kenneth M. Hall. An r-Dimensional Quadratic Placement Algorithm , 1970 .
[16] Ernest S. Kuh,et al. Simultaneous Floor Planning and Global Routing for Hierarchical Building-Block Layout , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[17] Pinaki Mazumder,et al. VLSI cell placement techniques , 1991, CSUR.
[18] A. Sangiovanni-Vincentelli,et al. The TimberWolf placement and routing package , 1985, IEEE Journal of Solid-State Circuits.