A methodology for NBTI circuit reliability at reduced power consumption using dual supply voltage

Actually there is a great interest of new methodologies for reducing the power consumption of integrated circuits. Power consumption raises the operating temperature that devices experience. Consequently, circuit reliability is affected due to temperature-dependent mechanisms like Negative Bias Temperature Instability (NBTI). This paper proposes a methodology based on dual supply voltage technique to mitigate delay degradation due to NBTI for applications requiring to reduce the power consumption. In the proposed methodology, the low voltage supply is slightly lower than the high (nominal) voltage supply. Therefore, voltage level converters are not required. A gate metric is proposed to estimate the benefit of lowering the supply voltage of a gate on circuit power consumption and delay degradation. The results show that NBTI-induced delay degradation and power consumption are reduced at some small delay penalty. This leads to circuits with lower power consumption and higher reliability.

[1]  David Blaauw,et al.  Power Optimization using Multiple Supply Voltages , 2007 .

[2]  Akira Tada,et al.  A Novel Layout Approach Using Dual Supply Voltage Technique on Body-Tied PD-SOI , 2004, PATMOS.

[3]  Y. Shimazaki,et al.  A shared-well dual-supply-voltage 64-bit ALU , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  Fabian Vargas,et al.  Rejuvenation of nanoscale logic at NBTI-critical paths using evolutionary TPG , 2015, 2015 16th Latin-American Test Symposium (LATS).

[5]  Seyab,et al.  Temperature Impact on NBTI Modeling in the Framework of Technology Scaling , 2010 .

[6]  Víctor H. Champac,et al.  Effective selection of favorable gates in BTI-critical paths to enhance circuit reliability , 2015, 2015 16th Latin-American Test Symposium (LATS).

[7]  D. Varghese,et al.  A comprehensive model for PMOS NBTI degradation: Recent progress , 2007, Microelectron. Reliab..

[8]  Ku He,et al.  Temperature-aware NBTI modeling and the impact of input vector control on performance degradation , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[9]  Volkan Kursun,et al.  Multi-Vth Level Conversion Circuits for Multi-VDD Systems , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[10]  Ulf Schlichtmann,et al.  Aging-aware Timing Analysis of Combinatorial Circuits on Gate Level , 2010, it Inf. Technol..

[11]  Fabian Vargas,et al.  Hierarchical identification of NBTI-critical gates in nanoscale logic , 2014, 2014 15th Latin American Test Workshop - LATW.

[12]  Huazhong Yang,et al.  Accurate temperature-dependent integrated circuit leakage power estimation is easy , 2007 .

[13]  Seyab,et al.  CMOS scaling impacts on reliability, What do we understand? , 2008 .

[14]  Said Hamdioui,et al.  Modeling and mitigating NBTI in nanoscale circuits , 2011, 2011 IEEE 17th International On-Line Testing Symposium.

[15]  Yu Cao,et al.  The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Kaushik Roy,et al.  Efficient Transistor-Level Sizing Technique under Temporal Performance Degradation due to NBTI , 2006, 2006 International Conference on Computer Design.