Track processing optimizations for different EUV resist platforms: preparing for a NXE:3300 baseline process
暂无分享,去创建一个
Anne-Marie Goethals | Eric Hendrickx | Philippe Foubert | Jan Hermans | Dieter Van Den Heuvel | Koichi Matsunaga | Hideo Shite | Takeshi Shimoaoki | Kathleen Nafus | Hitoshi Kosugi
[1] Masafumi Fujita,et al. Top coat less resist process development for contact layer of 40nm node logic devices , 2010, Advanced Lithography.
[2] E. Hendrickx,et al. Latest cluster performance for EUV lithography , 2012, Advanced Lithography.