A Methodology for Characterization of SET Propagation in SRAM-Based FPGAs

This paper presents a methodology for accurate characterization of Single Event Transient (SET) propagation in SRAM-based Field Programmable Gate Arrays (FPGAs): both generation and measurement of SETs are implemented on chip, respectively connected to input port and output port of the test combinational paths. The scheme we developed is mainly based on two circuits: 1) the one is a SET generating circuit for on-chip producing an adjustable pulse with a temporal resolution of near 100 ps; 2) the other is a SET measuring circuit for on-chip measuring pulses with a temporal resolution of near 80 ps and the ability to detect narrow transient pulses of about 300 ps. Based on above methodology, we investigate the effect of traversing seven logic chains with different gate types and multiple chain lengths on pulse widths, i.e., Propagation Induced Pulse Distorting (PIPD). Results demonstrate, when SETs propagate along Look Up Tables (LUTs) in Virtex-6 FPGAs, there is a broadening for negative SETs (1-0-1) while not for positive SETs (0-1-0); in addition, pulse width has no impact on PIPD, and which is linearly proportional to the number of stages.

[1]  S. Rezgui,et al.  New Methodologies for SET Characterization and Mitigation in Flash-Based FPGAs , 2007, IEEE Transactions on Nuclear Science.

[2]  Mario García-Valderas,et al.  SET Emulation Under a Quantized Delay Model , 2007, DFT.

[3]  J. Melinger,et al.  Investigation of the Propagation Induced Pulse Broadening (PIPB) Effect on Single Event Transients in SOI and Bulk Inverter Chains , 2008, IEEE Transactions on Nuclear Science.

[4]  L. Entrena,et al.  SET Emulation Considering Electrical Masking Effects , 2009, IEEE Transactions on Nuclear Science.

[5]  Niccolò Battezzati,et al.  On the mitigation of SET broadening effects in integrated circuits , 2010, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[6]  V. Ferlet-Cavrois,et al.  Analysis of SET Propagation in Flash-Based FPGAs by Means of Electrical Pulse Injection , 2010, IEEE Transactions on Nuclear Science.

[7]  Masanori Hashimoto,et al.  Measurement circuits for acquiring SET pulsewidth distribution with sub-FO1-inverter-delay resolution , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[8]  L. Sterpone,et al.  An Analytical Model of the Propagation Induced Pulse Broadening (PIPB) Effects on Single Event Transient in Flash-Based FPGAs , 2011, IEEE Transactions on Nuclear Science.

[9]  Yu Hu,et al.  In-Place FPGA Retiming for Mitigation of Variational Single-Event Transient Faults , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Sana Rezgui,et al.  SET Characterization and Mitigation in 65-nm CMOS Test Structures , 2012, IEEE Transactions on Nuclear Science.

[11]  Adrian Evans,et al.  New Techniques for SET Sensitivity and Propagation Measurement in Flash-Based FPGAs , 2014, IEEE Transactions on Nuclear Science.

[12]  Gang Qu,et al.  A highly flexible ring oscillator PUF , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[13]  Yves Blaquière,et al.  Circuit Level Modeling of Extra Combinational Delays in SRAM-Based FPGAs Due to Transient Ionizing Radiation , 2014, IEEE Transactions on Nuclear Science.

[14]  Maire O'Neill,et al.  A unique and robust single slice FPGA identification generator , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[15]  Guoqing Xu,et al.  Heavy-Ion Microbeam Fault Injection into SRAM-Based FPGA Implementations of Cryptographic Circuits , 2015, IEEE Transactions on Nuclear Science.

[16]  Otmane Aït Mohamed,et al.  Efficient multilevel formal analysis and estimation of design vulnerability to Single Event Transients , 2015, 2015 IEEE 21st International On-Line Testing Symposium (IOLTS).

[17]  Bruno Robisson,et al.  Resilient hardware Trojans detection based on path delay measurements , 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).