Pipelined Architectures of LILLIPUT Block Cipher for RFID Logistic Applications

Lightweight cryptography is an exciting field which hits the perfect balance between safety, higher performance, low power consumption, and compactness. Many compact algorithms such as PRESENT, HIGHT, LILLIPUT, KLEIN, KATAN, SFN, and PICCOLO have made the mark in recent years that can be used as lightweight cryptosystems. The reprogrammable devices are highly attractive solutions for encryption algorithm in hardware implementation. A strong focus is placed on high-throughput implementations, which are required to support security for logistics and tracking applications. In this paper, two pipelined architectures are designed for achieving high throughput. Among them, sub-pipelined implementation achieves a high throughput of 684.06 Mbps and 654.20 Mbps on xc5vlx50t-3ff1136 and xc4vlx25-12ff668 devices, respectively. All results are simulated and verified for different devices of Xilinx in Spartan & Virtex families.

[1]  H. Koopman,et al.  VARIABLES AND THE BIJECTION PRINCIPLE , 1982 .

[2]  Seong-Moo Yoo,et al.  An AES crypto chip using a high-speed parallel pipelined architecture , 2005, Microprocess. Microsystems.

[3]  Edith Beigné,et al.  AES Datapath Optimization Strategies for Low-Power Low-Energy Multisecurity-Level Internet-of-Things Applications , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Patrick Schaumont,et al.  SIMON Says, Break the Area Records for Symmetric Key Block Ciphers on FPGAs , 2014, IACR Cryptol. ePrint Arch..

[5]  Berk Sunar,et al.  Energy Comparison of AES and SHA-1 for Ubiquitous Computing , 2006, EUC Workshops.

[6]  Christof Paar,et al.  New Lightweight DES Variants , 2007, FSE.

[7]  Amandeep Kaur,et al.  FPGA Implementation of Efficient Hardware for the Advanced Encryption Standard , 2013 .

[8]  Hui Wang,et al.  QTL: A new ultra-lightweight block cipher , 2016, Microprocess. Microsystems.

[9]  Jongsung Kim,et al.  HIGHT: A New Block Cipher Suitable for Low-Resource Device , 2006, CHES.

[10]  Hannu Tenhunen,et al.  FPGA implementation of AES-based crypto processor , 2013, 2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS).

[11]  Miguel Morales-Sandoval,et al.  Lightweight Hardware Architectures for the Present Cipher in FPGA , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Thomas Peyrin,et al.  A Very Compact FPGA Implementation of LED and PHOTON , 2014, INDOCRYPT.

[13]  Tsutomu Sasao,et al.  A Design of AES Encryption Circuit with 128-bit Keys Using Look-Up Table Ring on FPGA , 2006, IEICE Trans. Inf. Syst..

[14]  Matti Tommiska,et al.  A fully pipelined memoryless 17.8 Gbps AES-128 encryptor , 2003, FPGA '03.

[15]  Sadiq M. Sait,et al.  Hardware design and VLSI implementation of a byte-wise CRC generator chip , 1995 .

[16]  Dongdai Lin,et al.  RECTANGLE: a bit-slice lightweight block cipher suitable for multiple platforms , 2015, Science China Information Sciences.

[17]  Simon Heron,et al.  Encryption: Advanced Encryption Standard (AES) , 2009 .

[18]  Jens-Peter Kaps,et al.  Lightweight Cryptography for FPGAs , 2009, 2009 International Conference on Reconfigurable Computing and FPGAs.

[19]  Ventzislav Nikov,et al.  Low-Latency Encryption - Is "Lightweight = Light + Wait"? , 2012, CHES.

[20]  Yee Wei Law,et al.  KLEIN: A New Family of Lightweight Block Ciphers , 2010, RFIDSec.

[21]  Jens-Peter Kaps,et al.  Chai-Tea, Cryptographic Hardware Implementations of xTEA , 2008, INDOCRYPT.

[22]  Cheng Wang,et al.  Using a pipelined S-box in compact AES hardware implementations , 2010, Proceedings of the 8th IEEE International NEWCAS Conference 2010.

[23]  P. Karthigaikumar,et al.  PSP: Parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC , 2013, Central European Journal of Computer Science.

[24]  Thierry P. Berger,et al.  Extended Generalized Feistel Networks Using Matrix Representation to Propose a New Lightweight Block Cipher: Lilliput , 2016, IEEE Transactions on Computers.

[25]  Kyoji Shibutani,et al.  Piccolo: An Ultra-Lightweight Blockcipher , 2011, CHES.

[26]  Ingrid Verbauwhede,et al.  A 21.54 Gbits/s fully pipelined AES processor on FPGA , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[27]  Antonino Mazzeo,et al.  An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm , 2003, FPL.

[28]  Mohammed Benaissa,et al.  Low area memory-free FPGA implementation of the AES algorithm , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).

[29]  Christof Paar,et al.  Ultra-Lightweight Implementations for Smart Devices - Security for 1000 Gate Equivalents , 2008, CARDIS.