On the automation of the test flow of complex SoCs

Modern systems-on-chip (SoCs) allow integrating many different functional cores in the same piece of silicon. Their test requires taking fast decisions in the selection of structures and strategies at different stages of the design flow: early computation of area overhead, power consumption and test application time are indispensable in order to develop effective and efficient test for the overall chip, while taking into account physical constraints imposed by the available test equipment. Furthermore, once the test strategy has been selected and patterns generated for each module, additional nonnegligible effort is required to integrate the test program in an ATE-readable format. In this paper, we tackle these problems by means of a new software platform, leveraging descriptions of both the core-level test structure and the system-level requirements. Experimental results related to a realistic case of study underline the effectiveness of the tool and its potentialities in the IEEE 1500 environments

[1]  Yervant Zorian,et al.  A hierarchical infrastructure for SoC test management , 2003, IEEE Design & Test of Computers.

[2]  Cheng-Wen Wu,et al.  An SOC test integration platform and its industrial realization , 2004 .

[3]  Erik Larsson,et al.  An integrated technique for test vector selection and test scheduling under test time constraint , 2004, 13th Asian Test Symposium.

[4]  Yervant Zorian,et al.  Challenges in testing core-based system ICs , 1999, IEEE Commun. Mag..

[5]  Paolo Bernardi,et al.  Exploiting programmable bist for the diagnosis of embedded memory cores , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[6]  Maurizio Rebaudengo,et al.  A P1500 compliant BIST-based approach to embedded RAM diagnosis , 2001, Proceedings 10th Asian Test Symposium.

[7]  Paolo Bernardi,et al.  Testing logic cores using a BIST P1500 compliant approach: a case of study , 2005, Design, Automation and Test in Europe.

[8]  Yervant Zorian,et al.  Effective software self-test methodology for processor cores , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[9]  Hau Lam,et al.  New design-to-test software strategies accelerate time-to-market , 2004, IEEE/CPMT/SEMI 29th International Electronics Manufacturing Technology Symposium (IEEE Cat. No.04CH37585).

[10]  Paolo Bernardi,et al.  Using infrastructure IPs to support SW-based self-test of processor cores , 2004, Fifth International Workshop on Microprocessor Test and Verification (MTV'04).

[11]  Erik Jan Marinissen,et al.  Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip , 2003, IEEE Trans. Computers.