论文信息 - A digitally controlled oscillator constructed using adjustable resistors

A digitally controlled oscillator constructed using adjustable resistors

Controlled oscillators have a significant impact on clock distribution in high-frequency microprocessors. This paper describes a novel digitally controlled oscillator (DCO) constructed using adjustable resistors. Its ping-pong architecture significantly reduces the jitter introduced when the control input is updated. The adjustable resistors digitally set the delay of each stage of a current-starved ring oscillator. The oscillator operates from 1.350 GHz to 4.550 GHz in a 180 nm fabrication technology.

M. Saint-Laurent | G.P. Muyshondt

[1] Jen-Shiun Chiang,et al. The design of an all-digital phase-locked loop with small DCO hardware and fast phase lock , 1999 .

[2] D. L. Schilling,et al. AN ALL DIGITAL PHASE LOCKED LOOP , 1972 .

[3] M. Swaminathan,et al. A digitally adjustable resistor for path delay characterization in high-frequency microprocessors , 2001, 2001 Southwest Symposium on Mixed-Signal Design (Cat. No.01EX475).

[4] Chen-Yi Lee,et al. An all-digital phase-locked loop (ADPLL)-based clock recovery circuit , 1999, IEEE J. Solid State Circuits.

[5] J. Lundberg,et al. An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .