A Design for Testability Scheme for CMOS LC-Tank Voltage Controlled Oscillators

In this paper, a new Design for Testability (DFT) scheme is proposed, for the testing of LC-tank CMOS Voltage Controlled Oscillators (VCOs). The proposed test-circuit is capable of detecting hard (catastrophic) and soft (parametric) faults, injected in the VCO. The test result is provided by a digital Fail/Pass signal. Simulation results reveal the effectiveness of the proposed circuit. The overall silicon area requirement of the proposed DFT scheme is negligible.

[1]  Jaime Velasco-Medina,et al.  A digital BIST for operational amplifiers embedded in mixed-signal circuits , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[2]  Diego Vázquez,et al.  A new strategy for testing analog filters , 1994, Proceedings of IEEE VLSI Test Symposium.

[3]  Angela Arapoyanni,et al.  A 0.35 /spl mu/m SiGe BiCMOS front end for GSM low IF cellular receiver applications , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[4]  A. Rofougaran,et al.  A 900 MHz CMOS LC-oscillator with quadrature outputs , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[5]  Florence Azaïs,et al.  A methodology and design for effective testing of voltage-controlled oscillators (VCOs) , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).

[6]  Andreas Rusznyak.  Testing of Oscillators , 1999, J. Electron. Test..

[7]  B. Kaminska,et al.  Oscillation-test strategy for analog and mixed-signal integrated circuits , 1996, Proceedings of 14th VLSI Test Symposium.

[8]  Kuen-Jong Lee,et al.  A practical current sensing technique for IDDQ testing , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[9]  P. Schvan,et al.  A balanced 1.5 GHz voltage controlled oscillator with an integrated LC resonator , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[10]  Abhijit Chatterjee,et al.  Digital-Compatible BIST for Analog Circuits Using Transient Response Sampling , 2000, IEEE Des. Test Comput..

[11]  Franc Novak,et al.  Design for Test of Crystal Oscillators: A Case Study , 1997, J. Electron. Test..

[12]  Seongwon Kim,et al.  An effective defect-oriented BIST architecture for high-speed phase-locked loops , 2000, Proceedings 18th IEEE VLSI Test Symposium.