High-Performance CABAC Engine for H.264/AVC High Definition Real-Time Decoding

This paper presents an efficient VLSI architecture for H.264/AVC CABAC decoding. We introduce several new techniques to extremely exploit, to the largest extent possible, the parallelism of the decoding process, including line-bit-rate decoding, multiple bin arithmetic decoding and efficient probability propagation scheme. The CABAC engine can ensure the real-time decoding for H.264/AVC main profile HD level 4.0. synthesis results show that the multi-bin decoder can run up to 45 MHz, and the total area is only 42K gates.

[1]  Thomas Wiegand,et al.  Draft ITU-T recommendation and final draft international standard of joint video specification , 2003 .

[2]  V.A. Chouliaras,et al.  High-performance arithmetic coding VLSI macro for the H.264 video compression standard , 2005, 2005 Digest of Technical Papers. International Conference on Consumer Electronics, 2005. ICCE..

[3]  Heiko Schwarz,et al.  Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[4]  Wei Yu,et al.  A high performance CABAC decoding architecture , 2005, IEEE Transactions on Consumer Electronics.

[5]  Youn-Long Lin,et al.  A hardware accelerator for context-based adaptive binary arithmetic decoding in H.264/AVC , 2005, 2005 IEEE International Symposium on Circuits and Systems.