A semiempirical model for wakeup time estimation in power-gated logic clusters
暂无分享,去创建一个
[1] D. Lin,et al. A Constant-Mobility Method to Enable MOSFET Series-Resistance Extraction , 2007, IEEE Electron Device Letters.
[2] Olivier Sentieys,et al. Wakeup Time and Wakeup Energy Estimation in Power-Gated Logic Clusters , 2011, 2011 24th Internatioal Conference on VLSI Design.
[3] Suhwan Kim,et al. Reducing Ground-Bounce Noise and Stabilizing the Data-Retention Voltage of Power-Gating Structures , 2008, IEEE Transactions on Electron Devices.
[4] Massoud Pedram,et al. An effective power mode transition technique in MTCMOS circuits , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[5] Srinivas Katkoori,et al. A Framework for Power-Gating Functional Units in Embedded Microprocessors , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[6] Taewhan Kim,et al. Comprehensive Analysis and Control of Design Parameters for Power Gated Circuits , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Kevin J. Nowka,et al. Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] Mohamed I. Elmasry,et al. Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique , 2002, DAC '02.
[9] Ranga Vemuri,et al. Dynamic Characteristics of Power Gating During Mode Transition , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[10] Pradip Bose,et al. Microarchitectural techniques for power gating of execution units , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[11] Yuan Taur,et al. Fundamentals of Modern VLSI Devices , 1998 .
[12] Stephan Henzler. Power Management of Digital Circuits in Deep Sub-Micron CMOS Technologies (Springer Series in Advanced Microelectronics) , 2006 .
[13] Saibal Mukhopadhyay,et al. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.