A low-power architecture for phase-splitting passband equalizer

A low power architecture for phase splitting passband equalizer (PSPE) is proposed. Carrierless AM/PM (CAP) transmission scheme, which is a standard for numerous broadband communication systems including ATM-LAN networks, employs PSPE at the receiving end to combat channel distortion and crosstalk. The conventional PSPE requires two independent adaptive filters that form the in-phase and the quadrature phase equalizers. The Hilbert relationship between the in-phase and quadrature phase equalizers in the PSPE is exploited to develop the proposed architecture. It is shown that, by employing the proposed receiver architecture in a 51.84 Mb/s ATM-LAN environment: (i) a net saving in power is obtained as long as the length of the Hilbert filter is less than 130, (ii) a saving of up to 18% can be achieved with a degradation of less that 0.5 dB.

[1]  Miodrag Potkonjak,et al.  Optimizing power using transformations , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[3]  R. D. Gitlin,et al.  Fractionally-spaced equalization: An improved digital transversal equalizer , 1981, The Bell System Technical Journal.

[4]  Keshab K. Parhi,et al.  Pipelined Adaptive Digital Filters , 1994 .

[5]  D. W. Lin,et al.  Video on phone lines: technology and applications , 1995 .

[6]  Trevor York,et al.  Book Review: Principles of CMOS VLSI Design: A Systems Perspective , 1986 .

[7]  Bhaskar Sinha,et al.  High-speed recursive digital filter realization , 2017 .

[8]  Keshab K. Parhi,et al.  Algorithm transformation techniques for concurrent processors , 1989, Proc. IEEE.

[9]  Jean-Jacques Werner An Echo-Cancellation-Based 4800 Bit/s Full-Duplex DDD Modem , 1984, IEEE Journal on Selected Areas in Communications.

[10]  J.-J. Werner,et al.  Bandwidth-efficient digital transmission up to 155 Mb/s over unshielded twisted pair wiring , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[11]  T. Russell Hsing,et al.  Video on phone lines: technology and applications , 1996, Electronic Imaging.

[12]  Keshab K. Parhi,et al.  Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition , 1989, IEEE Trans. Acoust. Speech Signal Process..

[13]  John M. Cioffi,et al.  Performance Evaluation of a Multichannel Transceiver System for ADSL and VHDSL Services , 1991, IEEE J. Sel. Areas Commun..

[14]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[15]  Naresh R. Shanbhag,et al.  Low-power adaptive filter architectures and their application to 51.84 Mb/s ATM-LAN , 1997, IEEE Trans. Signal Process..

[16]  Gi-Hong Im,et al.  51.84 Mb/s 16 CAP ATM LAN Standard , 1995, IEEE J. Sel. Areas Commun..

[17]  J. Werner,et al.  A Hardware Efficient Passband Equalizer Structure for Data Transmission , 1982, IEEE Trans. Commun..

[18]  S. Haykin,et al.  Adaptive Filter Theory , 1986 .

[19]  Shahid U. H. Qureshi,et al.  Convergence and steady-state behavior of a phase-splitting fractionally spaced equalizer , 1990, IEEE Trans. Commun..

[20]  T.H. Meng,et al.  A low-power video-rate pyramid VQ decoder , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[21]  Mary Jane Irwin,et al.  Transistor sizing for low power CMOS circuits , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..