On line self recovery of embedded multi-processor SOC on FPGA using dynamic partial reconfiguration

This paper proposes anerror recovery method for FPGA Systems On Chip (SOC) with multiple processors. This method is effective against soft errors in the configuration memory (i.e., the errors caused by high energy radiation also known as Single Event Upsets). The system tests itself without a visible downtime to the end user. The recovery algorithm checks the configuration memory of the SRAM based FPGA through the internal configuration access port and repairs the faulty configuration bits through partial reconfiguration. DOI: http://dx.doi.org/10.5755/j01.itc.41.2.896

[1]  Carl Carmichael,et al.  Triple Module Redundancy Design Techniques for Virtex FPGAs, Application Note 197 , 2001 .

[2]  K. Chapman.  SEU Strategies for Virtex-5 Devices , 2010 .

[3]  M. Caffrey,et al.  Correcting single-event upsets through virtex partial configuration , 2000 .

[4]  Anthony Salazar,et al.  Radiation Test Results of the Virtex FPGA and ZBT SRAM for Space Based Reconfigurable Computing , 1999 .

[5]  Marco D. Santambrogio,et al.  TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[6]  Chiara Sandionigi,et al.  A Novel Design Methodology for Implementing Reliability-Aware Systems on SRAM-Based FPGAs , 2011, IEEE Transactions on Computers.

[7]  Michel Renovell,et al.  Functional Testing of Processor Cores in FPGA-Based Applications , 2009, Comput. Informatics.

[8]  A. Lesea,et al.  The rosetta experiment: atmospheric soft error rate testing in differing technology FPGAs , 2005, IEEE Transactions on Device and Materials Reliability.

[9]  C. Carmichael,et al.  SEU mitigation testing of Xilinx Virtex II FPGAs , 2003, 2003 IEEE Radiation Effects Data Workshop.

[10]  Fabrizio Grandoni,et al.  A Theory of Diagnosability of Digital Systems , 1976, IEEE Transactions on Computers.

[11]  E. Normand.  Correlation of inflight neutron dosimeter and SEU measurements with atmospheric neutron model , 2001 .

[12]  Austin Lesea,et al.  Continuing Experiments of Atmospheric Neutron Effects on Deep Submicron Integrated Circuits , 2008 .

[13]  Massimo Violante,et al.  A new functional fault model for FPGA application-oriented testing , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[14]  M. Wirthlin,et al.  Fault Tolerant ICAP Controller for High-Reliable Internal Scrubbing , 2008, 2008 IEEE Aerospace Conference.

[15]  M.B. Tahoori,et al.  Soft Error Susceptibility Analysis of SRAM-Based FPGAs in High-Performance Information Systems , 2007, IEEE Transactions on Nuclear Science.

[16]  C. Carmichael,et al.  A fault injection analysis of Virtex FPGA TMR design methodology , 2001, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605).

[17]  Brian Randell,et al.  Reliability Issues in Computing System Design , 1978, CSUR.

[18]  Alessandro Paccagnella,et al.  Ion beam testing of ALTERA APEX FPGAs , 2002, IEEE Radiation Effects Data Workshop.

[19]  F. Lemmermeyer.  Error-correcting Codes , 2005 .

[20]  S. Rezgui,et al.  Complex upset mitigation applied to a Re-configurable embedded processor , 2005, IEEE Transactions on Nuclear Science.

[21]  Luigi Carro,et al.  Fault-Tolerance Techniques for SRAM-Based FPGAs , 2006 .