Hybrid Memristor-CMOS (MeMOS) based Logic Gates and Adder Circuits

Practical memristor came into picture just few years back and instantly became the topic of interest for researchers and scientists. Memristor is the fourth basic two-terminal passive circuit element apart from well known resistor, capacitor and inductor. Recently, memristor based architectures has been proposed by many researchers. In this paper, we have designed a hybrid Memristor-CMOS (MeMOS) logic based adder circuit that can be used in numerous logic computational architectures. We have also analyzed the transient response of logic gates designed using MeMOS logic circuits. MeMOS use CMOS 180 nm process with memristor to compute boolean logic operations. Various parameters including speed, ares, delay and power dissipation are computed and compared with standard CMOS 180 nm logic design. The proposed logic shows better area utilization and excellent results from existing CMOS logic circuits at standard 1.8 V operating voltage.

[1]  Stephen Jesse,et al.  Real space mapping of Li-ion transport in amorphous Si anodes with nanometer resolution. , 2010, Nano letters.

[2]  L. Chua.  Memristor-The missing circuit element , 1971 .

[3]  H. Ohno,et al.  Single-shot time-resolved measurements of nanosecond-scale spin-transfer induced switching: stochastic versus deterministic aspects. , 2008, Physical review letters.

[4]  Leon O. Chua,et al.  Neural Synaptic Weighting With a Pulse-Based Memristor Circuit , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  J. Grollier,et al.  A ferroelectric memristor. , 2012, Nature materials.

[6]  Fernando Corinto,et al.  Nonlinear Dynamics of Memristor Oscillators , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  J. Greenlee,et al.  Comparison of Interfacial and Bulk Ionic Motion in Analog Memristors , 2013, IEEE Transactions on Electron Devices.

[8]  Leon O. Chua,et al.  Introduction to nonlinear network theory , 1969 .

[9]  Guanglei Cheng,et al.  Nanoelectronics in Oxides and Semiconductors , 2011 .

[10]  Siddharth Gaba,et al.  Synaptic behaviors and modeling of a metal oxide memristive device , 2011 .

[11]  Mika Laiho,et al.  Cellular nanoscale network cell with memristors for local implication logic and synapses , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[12]  Chen Xu,et al.  Self‐heating and External Strain Coupling Induced Phase Transition of VO2 Nanobeam as Single Domain Switch , 2011, Advanced materials.

[13]  Wei Lu,et al.  Short-term Memory to Long-term Memory Transition in a Nanoscale Memristor , 2022 .

[14]  S. Kvatinsky,et al.  Models of memristors for SPICE simulations , 2012, 2012 IEEE 27th Convention of Electrical and Electronics Engineers in Israel.

[15]  Shamim Nemati,et al.  Biomimetic Brain Machine Interfaces for the Control of Movement , 2007, The Journal of Neuroscience.

[16]  J. Albo-Canals,et al.  Teaching Memristors to EE Undergraduate Students [Class Notes] , 2011, IEEE Circuits and Systems Magazine.

[17]  Victor Sreeram,et al.  Controlling Chaos in a Memristor Based Circuit Using a Twin-T Notch Filter , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  D. L. Staebler,et al.  Electrocoloration in SrTiO3: Vacancy Drift and Oxidation-Reduction of Transition Metals , 1971 .

[19]  Bharathwaj Muthuswamy,et al.  Memristor-Based Chaotic Circuits , 2009 .

[20]  Gregory S. Snider,et al.  ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.

[21]  Y. Lam,et al.  Formulation of normal form equations of nonlinear networks containing memristors and coupled elements , 1972 .

[22]  Branden Long,et al.  Understanding the Charge Transport Mechanism in VRS and BRS States of Transition Metal Oxide Nanoelectronic Memristor Devices , 2011, IEEE Transactions on Electron Devices.

[23]  Peng Li,et al.  Nonvolatile memristor memory: Device characteristics and design implications , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[24]  Dalibor Biolek,et al.  Analytical Solution of Circuits Employing Voltage- and Current-Excited Memristors , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  K. N. Salama,et al.  Effect of boundary on controlled memristor-based oscillator , 2012, 2012 International Conference on Engineering and Technology (ICET).

[26]  Said F. Al-Sarawi,et al.  An Analytical Approach for Memristive Nanoarchitectures , 2011, IEEE Transactions on Nanotechnology.

[27]  Bing Chen,et al.  RRAM Crossbar Array With Cell Selection Device: A Device and Circuit Interaction Study , 2013, IEEE Transactions on Electron Devices.

[28]  Dalibor Biolek,et al.  Computation of the Area of Memristor Pinched Hysteresis Loop , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[29]  R. Waser,et al.  Memristors: Devices, Models, and Applications , 2012 .

[30]  T.Y. Chan,et al.  The impact of gate-induced drain leakage current on MOSFET scaling , 1987, 1987 International Electron Devices Meeting.

[31]  L.O. Chua,et al.  Memristive devices and systems , 1976, Proceedings of the IEEE.

[32]  Fernando Corinto,et al.  A Boundary Condition-Based Approach to the Modeling of Memristor Nanostructures , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[33]  M. Di Ventra,et al.  Chaotic memristor , 2011, 1101.4618.

[34]  S. Kvatinsky,et al.  MRL — Memristor Ratioed Logic , 2012, 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications.

[35]  Ahmed Gomaa Radwan,et al.  Generalized Analysis of Symmetric and Asymmetric Memristive Two-Gate Relaxation Oscillators , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[36]  Peng Li,et al.  Dynamical Properties and Design Analysis for Nonvolatile Memristor Memories , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[37]  Ahmed S. Elwakil,et al.  A Simple Model of Double-Loop Hysteresis Behavior in Memristive Elements , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[38]  Uri C. Weiser,et al.  TEAM: ThrEshold Adaptive Memristor Model , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[39]  Wei Wu,et al.  A hybrid nanomemristor/transistor logic circuit capable of self-programming , 2009, Proceedings of the National Academy of Sciences.

[40]  Jeyavijayan Rajendran,et al.  Stochastic Gradient Descent Inspired Training Technique for a CMOS/Nano Memristive Trainable Threshold Gate Array , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[41]  Sung-Mo Kang,et al.  Reconfigurable Stateful nor Gate for Large-Scale Logic-Array Integrations , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[42]  Uri C. Weiser,et al.  Memristor-based IMPLY logic design procedure , 2011, 2011 IEEE 29th International Conference on Computer Design (ICCD).