Live in-service modification of optical network elements implemented with Xilinx FPGAs

This paper demonstrates that Xilinx FPGA partial reconfiguration technology can yield resource and power savings in optical network elements through selective hardware modification during live operation, illustrated by two examples: data framing and EFEC calculation.

[1]  Garrison W. Greenwood,et al.  Introduction to evolvable hardware , 2006 .

[2]  Oliver Diessel,et al.  Chip-Based Reconfigurable Task Management , 2001, FPL.

[3]  Wally Haas.  Comparison of current FPGA technology: Case study implementing FEC for the 100G optical transport network , 2009, 2009 35th European Conference on Optical Communication.

[4]  Wayne Luk,et al.  Energy-Aware Optimisation for Run-Time Reconfiguration , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.

[5]  Eric J. McDonald.  Runtime FPGA partial reconfiguration , 2008 .