Synthesis and optimization of multiple-valued combinational and sequential reversible circuits with don't cares

In this paper, a synthesis method for combinational multiple-valued reversible logic (MVRL) circuits is proposed. This algorithm can use the don't care values in the synthesis process to obtain the optimal circuit with respect to quantum cost. The binary Fredkin gate is extended to the MVRL Fredkin gate, and its synthesis using 2x2 gates is proposed. Additionally, we have used the algorithm to design sequential MVRL circuits based on the state transition table. We propose three generalized designs for T, D, and JK flip flops (FF). The generalized r-valued T-FF is designed using 2r-3 controlled Cycle gates (r stands for radix). The r-valued D-FF is designed using the new version of the MVRL Fredkin gate. The ternary JK-FF, which performs nine distinct functions, is designed using only seven controlled Cycle gates. These FFs are the essential circuits to design MVRL state machines, and we synthesize the circuits with the minimal number of constant inputs and garbage outputs.

[1]  Alan Mishchenko,et al.  Automated Synthesis of Generalized Reversible Cascades using Genetic Algorithms , 2002 .

[2]  Rolf Drechsler,et al.  Exact sat-based toffoli network synthesis , 2007, GLSVLSI '07.

[3]  Chun-Yao Wang,et al.  Synthesis of Reversible Sequential Elements , 2007, 2007 Asia and South Pacific Design Automation Conference.

[4]  Majid Mohammadi,et al.  Heuristic methods to use don’t cares in automated design of reversible and quantum logic circuits , 2008, Quantum Inf. Process..

[5]  Keivan Navi,et al.  MINIMIZATION AND OPTIMIZATION OF REVERSIBLE BCD-FULL ADDER/SUBTRACTOR USING GENETIC ALGORITHM AND DON'T CARE CONCEPT , 2009 .

[6]  Barenco,et al.  Elementary gates for quantum computation. , 1995, Physical review. A, Atomic, molecular, and optical physics.

[7]  Chen Qixiang Multi-valued full-function flip-flops , 1991, China., 1991 International Conference on Circuits and Systems.

[8]  Gerhard W. Dueck,et al.  A transformation based algorithm for reversible logic synthesis , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[9]  Mozammel H. A. Khan Design of Reversible/Quantum Ternary Multiplexer and Demultiplexer , 2006, Eng. Lett..

[10]  Majid Mohammadi,et al.  Controlled gates for multi-level quantum computation , 2011, Quantum Inf. Process..

[11]  John P. Hayes,et al.  Fault testing for reversible circuits , 2003, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Mozammel H. A. Khan,et al.  Multi-output Galois Field Sum of Products synthesis with new quantum cascades , 2003, 33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings..

[13]  Jr.,et al.  Multivalued logic gates for quantum computation , 2000, quant-ph/0002033.

[14]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[15]  Gerhard W. Dueck,et al.  Synthesis of Quantum Multiple-Valued Circuits , 2006, J. Multiple Valued Log. Soft Comput..

[16]  Niraj K. Jha,et al.  An Algorithm for Synthesis of Reversible Logic Circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  T. Toffoli,et al.  Conservative logic , 2002, Collision-Based Computing.

[18]  Mozammel H. A. Khan,et al.  Genetic algorithm based synthesis of multi-output ternary functions using quantum cascade of generalized ternary gates , 2004, Proceedings of the 2004 Congress on Evolutionary Computation (IEEE Cat. No.04TH8753).

[19]  Dianne P. O'Leary,et al.  Efficient circuits for exact-universal computationwith qudits , 2006, Quantum Inf. Comput..

[20]  Gianpiero Cattaneo,et al.  Fredkin gates for finite-valued reversible and conservative logics , 2002 .

[21]  Anas N. Al-Rabadi,et al.  Multiple-Valued Quantum Logic Synthesis , 2002 .

[22]  M. Eshghi,et al.  On design of multiple-valued sequential reversible circuits for nanotechnology based systems , 2008, TENCON 2008 - 2008 IEEE Region 10 Conference.