Classification and performance evaluation of simultaneous multithreaded architectures
暂无分享,去创建一个
[1] Kozo Kimura,et al. An elementary processor architecture with simultaneous instruction issuing from multiple threads , 1992, ISCA '92.
[2] Dean M. Tullsen,et al. Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).
[3] David E. Culler,et al. Fine-grain parallelism with minimal hardware support: a compiler-controlled threaded abstract machine , 1991, ASPLOS IV.
[4] Anant Agarwal,et al. APRIL: a processor architecture for multiprocessing , 1990, ISCA '90.
[5] Shuichi Sakai,et al. A prototype of a highly parallel dataflow machine EM-4 and its preliminary evaluation , 1992, Future Gener. Comput. Syst..
[6] Lori Pollock,et al. An experimental study of several cooperative register allocation and instruction scheduling strategies , 1995, MICRO 1995.
[7] Arvind,et al. T: A Multithreaded Massively Parallel Architecture , 1992, [1992] Proceedings the 19th Annual International Symposium on Computer Architecture.
[8] Allan Porterfield,et al. The Tera computer system , 1990 .
[9] R. Govindarajan,et al. Design and performance evaluation of a multithreaded architecture , 1995, Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture.
[10] Dean M. Tullsen,et al. Simultaneous multithreading: Maximizing on-chip parallelism , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[11] William J. Dally,et al. Processor coupling: integrating compile time and runtime scheduling for parallelism , 1992, ISCA '92.
[12] Arvind,et al. T: a multithreaded massively parallel architecture , 1992, ISCA '92.