Testing of a NORA CMOS serial-parallel multiplier

The NORA-CMOS (no-race complementary metal-oxide-silicon) serial-parallel multiplier presented here is testable. Error detection is achieved at two levels: online functional testing and offline structural testing. Functional testing uses low-cost residue codes to detect errors at the overall level. Modulus is adopted as the check base. For structural testing, a NORA CMOS circuit error detection technique proposed based on the structure, properties, and operations of NORA CMOS is used. The proposed technique can detect output stuck-at, stuck-open, and stuck-on faults. Such a two-level testing strategy reduces test time and chip area overhead, identifies faulty locations, and has the ability to detect both transient and permanent faults. >

[1]  Shlomo Waser,et al.  High-Speed Monolithic Multipliers for Real-Time Digital Signal Processing , 1978, Computer.

[2]  Carver A. Mead,et al.  Bit-Serial Inner Product Processors in VLSI , 1981 .

[3]  G.L. Baldwin,et al.  A modular, high-speed serial pipeline multiplier for digital signal processing , 1978, IEEE Journal of Solid-State Circuits.

[4]  K. J. Prost,et al.  CMOS/SOS serial-parallel multiplier , 1975 .

[5]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[6]  K. C. Y. Mei,et al.  Bridging and Stuck-At Faults , 1974, IEEE Transactions on Computers.

[7]  Nikos Kanopoulos,et al.  Design for Testability and Self-Testing Approaches for Bit-Serial signal Processors , 1984, IEEE Design & Test of Computers.

[8]  Richard D. Eldred.  Test Routines Based on Symbolic Logical Statements , 1959, JACM.

[9]  N. F. Goncalves,et al.  NORA: a racefree dynamic CMOS technique for pipelined logic structures , 1983 .

[10]  Richard F. Lyon,et al.  Two's Complement Pipeline Multipliers , 1976, IEEE Trans. Commun..

[11]  Alan F. Murray,et al.  Self-Testing in Bit Serial VLSI Parts: High Coverage at Low Cost , 1983, ITC.

[12]  I-Chen Wu.  A Fast 1-D Serial-Parallel Systolic Multiplier , 1987, IEEE Trans. Computers.

[13]  Zvonko G. Vranesic,et al.  On Fault Detection in CMOS Logic Networks , 1983, 20th Design Automation Conference Proceedings.

[14]  V. Thomas Rhyne,et al.  A Canonical Bit-Sequential Multiplier , 1982, IEEE Transactions on Computers.

[15]  Nam Ling,et al.  An efficient technique to improve NORA CMOS testing , 1987 .

[16]  Bernard Courtois,et al.  Testing CMOS: a challenge , 1983 .

[17]  P. S. Moritz,et al.  CMOS circuit testability , 1986 .