On Application of Output Masking to Undetectable Faults in Synchronous Sequential Circuits with Design-for-Testability Logic