Performance guided high level algorithm partitioning
暂无分享,去创建一个
[1] Philippe Coussy,et al. High-Level Synthesis: from Algorithm to Digital Circuit , 2008 .
[2] Rajesh Gupta,et al. Hardware Software Co-Design of Embedded Systems , 1996, VLSI Design.
[3] Yuan Wen Hau,et al. SystemC-based HW/SW co-simulation platform for system-on-chip (SoC) design space exploration , 2008 .
[4] M.A.S. Khalid,et al. FPGA-based rapid prototyping of digital signal processing systems , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..
[5] Edward A. Lee,et al. Taming heterogeneity - the Ptolemy approach , 2003, Proc. IEEE.
[6] Massimo Poncino,et al. SystemC co-simulation for core-based embedded systems , 2007, Des. Autom. Embed. Syst..
[7] Daniel D. Gajski,et al. SPECC: Specification Language and Methodology , 2000 .
[8] Jan Haase,et al. Late Hardware/Software Partitioning by Using SystemC Functional Models , 2009, 2009 Third Asia International Conference on Modelling & Simulation.
[9] Luciano Lavagno,et al. Hardware-Software Co-Design of Embedded Systems , 1997 .
[10] Nacer-Eddine Zergainoh,et al. Multilanguage design of heterogeneous systems , 1999, Proceedings of the Seventh International Workshop on Hardware/Software Codesign (CODES'99) (IEEE Cat. No.99TH8450).
[11] Giovanni De Micheli,et al. Hardware C - A Language for Hardware Design , 1988 .