A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability

A general-purpose phase-locked loop (PLL) with programmable bit rates is presented demonstrating that large frequency tuning range, large power supply range, and low jitter can be achieved simultaneously. The clock recovery architecture uses phase selection for automatic initial frequency capture. The large period jitter of conventional phase selection is eliminated through feedback phase selection. Digital control sequencing of the feedback enables accurate phase interpolation without the traditional need of analog circuitry. Circuit techniques enabling low Vdd operation of a PLL with differential delay stages are presented. Measurements show a PLL frequency range of 1-200 MHz at Vdd=1.2 V linearly increasing to 2-1600 MHz at Vdd=2.5 V, achieved in a standard process technology without low threshold voltage devices. Correct operation has been verified down to Vdd=0.9 V, but the lower limit of differential operation with improved supply-noise rejection is estimated to be 1.1 V.

[1]  P. C. Metz,et al.  A monolithic 50-200 MHz CMOS clock recovery and retiming circuit , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[2]  Ali Hajimiri,et al.  A general theory of phase noise in electrical oscillators , 1998 .

[3]  Peter R. Kinget,et al.  Integrated GHz Voltage Controlled Oscillators , 1999 .

[4]  Keith A. Jenkins,et al.  A phase-locked loop clock generator for a 1 GHz microprocessor , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[5]  Ih-Chin Chen,et al.  A 1-V programmable DSP for wireless communications [CMOS] , 1997 .

[6]  C. Svensson,et al.  Time resolution of NMOS sampling switches used on low-swing signals , 1998 .

[7]  H. O. Johansson,et al.  A simple precharged CMOS phase frequency detector , 1998, IEEE J. Solid State Circuits.

[8]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[9]  Thomas H. Lee,et al.  A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM , 1994, IEEE J. Solid State Circuits.

[10]  Paul R. Gray,et al.  A monolithic 480 Mb/s parallel AGC/decision/clock-recovery circuit in 1.2 mu m CMOS , 1993 .

[11]  J. Sonntag,et al.  A monolithic CMOS 10 MHz DPLL for burst-mode data retiming , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[12]  J. Lee,et al.  A 250 MHz low jitter adaptive bandwidth PLL , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[13]  E. L. Hudson,et al.  A variable delay line PLL for CPU-coprocessor synchronization , 1988 .

[14]  Stefanos Sidiropoulos,et al.  A semidigital dual delay-locked loop , 1997 .

[15]  P. Larsson.  High-speed architecture for a programmable frequency divider and a dual-modulus prescaler , 1996 .

[16]  B. Bhushan,et al.  A 0.35 /spl mu/m CMOS 3-880 MHz PLL N/2 clock multiplier and distribution network with low jitter for microprocessors , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[17]  A. Hajimiri,et al.  Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.

[18]  He Du,et al.  A 360 MHz 3 V CMOS PLL with 1 V peak-to-peak power supply noise tolerance , 1996 .

[19]  Herschel A. Ainspan,et al.  Single-chip 1062 Mbaud CMOS transceiver for serial data communication , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[20]  Qiuting Huang,et al.  On the exact design of RF oscillators , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[21]  Beomsup Kim,et al.  A low-noise, 900-MHz VCO in 0.6-/spl mu/m CMOS , 1999 .

[22]  C. Piguet,et al.  A 320 MHz, 1.5 mW at 1.35 V CMOS PLL for microprocessor clock generation , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[23]  B.M.J. Kup,et al.  A DSP-based hearing instrument IC , 1997, IEEE J. Solid State Circuits.

[24]  Michiel Steyaert,et al.  Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages , 1994, IEEE J. Solid State Circuits.

[25]  John A. McNeill.  Jitter in ring oscillators , 1997 .

[26]  Hyung-Kyu Lim,et al.  A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL , 1997 .

[27]  A.J.M. van Tuijl,et al.  Reduction of intrinsic 1/f device noise in a CMOS ring oscillator , 1998, Proceedings of the 24th European Solid-State Circuits Conference.

[28]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[29]  Alper Demir,et al.  Phase noise in oscillators: a unifying theory and numerical methods for characterisation , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[30]  Mark Horowitz,et al.  PLL design for a 500 MB/s interface , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[31]  K. Iravani,et al.  Clock and data recovery for 1.25 Gb/s Ethernet transceiver in 0.35 /spl mu/m CMOS , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[32]  K. Bult.  Broadband communication circuits in pure digital deep sub-micron CMOS , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[33]  Y. Nemirovsky,et al.  1/ f noise reduction of metal‐oxide‐semiconductor transistors by cycling from inversion to accumulation , 1991 .

[34]  Charles G. Sodini,et al.  A 200-MHz CMOS phase-locked loop with dual phase detectors , 1989 .

[35]  P. Larsson,et al.  A 400 mW 50-380 MHz CMOS programmable clock recovery circuit , 1995, Proceedings of Eighth International Application Specific Integrated Circuits Conference.

[36]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[37]  P. Larsson.  A 2-1600 MHz 1.2-2.5 V CMOS clock-recovery PLL with feedback phase-selection and averaging phase-interpolation for jitter reduction , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).