On FPGA dedicated SFC synthesis and implementation according to IEC61131

The paper presents the synthesis and implementation algorithms of reconfigurable logic controller (RLC) implemented in a FPGA. In opposite to software centric PLCs, the RLC utilize massively parallel hardware execution of control algorithms. The specific hardware implementation significantly reduces the throughput time. The input program is described by the SFC given according to IEC61131-3 standard. An original intermediate representation with use of data flow graph has been developed for program representation and synthesis purposes. The algorithm of creating graph representation maintains sequential dependencies of processing and reveals parallel tasks. Developed method of scheduling and mapping is dedicated for implementation in LUT based FPGA devices. There are considered direct mapping based on greedy approach and optimized methods that are FPGA architecture aware. The paper is concluded with exemplary implementation comparison.

[1]  Hiroshi Yamamoto,et al.  An FPGA implementation of hard‐wired sequence control system based on PLC software , 2011 .

[2]  RenC David,et al.  Grafcet: a powerful tool for specification of logic controllers , 1995, IEEE Trans. Control. Syst. Technol..

[3]  Adam Milik.  High level synthesis - reconfigurable hardware implementation of programmable logic controller , 2006 .

[4]  Adam Milik,et al.  Synthesis and Implementation of Reconfigurable PLC on FPGA Platform , 2012 .

[5]  R. Kretschmann,et al.  INTERNATIONAL ELECTROTECHNICAL COMMISSION TECHNICAL COMMITTEE No. 65B: INDUSTRIAL-PROCESS MEASUREMENT AND CONTROL WORKING GROUP 7/TASK FORCE 3: PROGRAMMING LANGUAGES FOR PROGRAMMABLE CONTROLLERS (IEC 61131-3, -8) MINUTES OF MEETING , 2007 .

[6]  William Bolton.  Chapter 1 – Programmable Logic Controllers , 2015 .

[7]  Adam Milik,et al.  Central Processing Units for PLC implementation in Virtex-4 FPGA , 2011 .

[8]  Adam Milik,et al.  On Hardware Synthesis of Reconfigurable Logic Controllers from Ladder Diagrams According to IEC61131-3 , 2013, PDeS.

[9]  William Bolton.  1 – Programmable logic controllers , 2006 .

[10]  Marian Adamski,et al.  Synthesis of Macro Petri Nets into FPGA with Distributed Memories , 2012 .

[11]  Dariusz Kania,et al.  Finite State Machine Logic Synthesis for Complex Programmable Logic Devices , 2013 .

[12]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[13]  Jason Helge Anderson,et al.  Impact of FPGA architecture on resource sharing in high-level synthesis , 2012, FPGA '12.

[14]  Mandy Eberhart.  High Level Synthesis Introduction To Chip And System Design , 2016 .

[15]  C. Economakos,et al.  C-based PLC to FPGA translation and implementation: The effects of coding styles , 2012, 2012 16th International Conference on System Theory, Control and Computing (ICSTCC).

[16]  Edward Hrynkiewicz,et al.  Concurrent operation of processors in the bit-byte CPU of a PLC , 2010 .

[17]  H. Murakoshi,et al.  An application of FPGA to high-speed programmable controller: development of the conversion program from SFC to Verilog , 1999, 1999 7th IEEE International Conference on Emerging Technologies and Factory Automation. Proceedings ETFA '99 (Cat. No.99TH8467).

[18]  A. Tajer,et al.  From GRAFCET to Equivalent Graph for synthesis control of discrete events systems , 2010, 18th Mediterranean Conference on Control and Automation, MED'10.

[19]  Frank D. Petruzella,et al.  Programmable Logic Controllers , 1989 .

[20]  Michael Tiegelkamp,et al.  IEC 61131-3: Programming Industrial Automation Systems: Concepts and Programming Languages, Requirements for Programming Systems, Decision-Making Aids , 2001 .