VLSI implementation of an image compression algorithm with a new bit rate control capability

An image compression algorithm with a new bit rate control capability is presented. The bit rate control technique is developed for use in conjunction with the JPEG baseline image compression algorithm. The new method is an extension of the previously developed algorithm which is implemented in the Zoran 031 image compression chip set. The chip set comprises a discrete cosine transform (DCT) processor and an image compression coder/decoder. Both methods and the chip set are discussed in detail.<<ETX>>