Design of sequential circuit using reversible logic

The reversible logic design in today's era is attracting more interest due to its low power consumption. Reversible logic has growing importantance in low-power circuit design and high processing computing. This paper provides synthesizing reversible counter which is the new approach in designing four bit reversible asynchronous sequential circuit. This paper also proposed a reversible D flip-flop and Tflip-flop. The important reversible gates used for reversible logic synthesis are Feynman gate, Fredkin gate, TSG gate and sayem gate etc. This paper presents a basic reversible gate to build more complicated circuits. The transistorized implementation of reversible gate presented in this paper are completely reversible in nature i.e. it can perform both forward and backward computation.

[1]  Chun-Yao Wang,et al.  Synthesis of Reversible Sequential Elements , 2007, 2007 Asia and South Pacific Design Automation Conference.

[2]  V. Kamakoti,et al.  Efficient Building Blocks for Reversible Sequential Circuit Design , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[3]  A. Prasad Vinod,et al.  Design of Reversible Sequential Elements With Feasibility of Transistor Implementation , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[4]  Abu Sadat Md. Sayem,et al.  Optimization of reversible sequential circuits , 2010, ArXiv.

[5]  N. Ranganathan,et al.  Design of Reversible Latches Optimized for Quantum Cost, Delay and Garbage Outputs , 2010, 2010 23rd International Conference on VLSI Design.

[6]  Himanshu Thapliyal,et al.  Novel Reversible Multiplier Architecture Using Reversible TSG Gate , 2006, IEEE International Conference on Computer Systems and Applications, 2006..

[7]  H. R. Bhagyalakshmi,et al.  AN IMPROVED DESIGN OF A MULTIPLIER USING REVERSIBLE LOGIC GATES , 2010 .

[8]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[9]  John P. Hayes,et al.  Reversible logic circuit synthesis , 2002, IWLS.

[10]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[11]  K. B. Raja,et al.  Low Power Reversible Parallel Binary Adder/Subtractor , 2010, VLSIC 2010.

[12]  Mozammel H. A. Khan,et al.  Synthesis of Reversible Synchronous Counters , 2011, 2011 41st IEEE International Symposium on Multiple-Valued Logic.