Merged arbitration and switching techniques for network on chip router

In Many/Multi-core processor architectures, hundreds and thousands of Intellectual Property (IP) cores are integrated to reinforce parallel processing and high performance computing. Integration of IP cores is effectively realized by a scalable communication framework, Network on Chip (NoC). NoC comprises of routers and interconnection links which aid transfer of information between IP cores. It is the router which dominants the performance of NoC. A baseline router incorporates the FIFO (First In First Out) buffers, the routing computation logic, the arbiter and the crossbar switch fabric. In this paper, we propose different techniques of merging arbitration and switching functionalities accomplished in wormhole NoC router. Proposed microarchitectures for merging these functionalities are Merged Arbitration and Switching (MAS) microarchitecture based on multiplexer reorganization, Pipelined Merged Arbitration and Switching (PMAS) microarchitecture based on Pipelining and Wave-pipelined Merged Arbitration and Switching (WMAS) microarchitecture based on Wave-pipelining. Synthesis results show that the MAS microarchitecture outperforms the Merged ARbiter and multipleXer (MARX) microarchitecture in area and power consumption by 21.8% and 39.5% respectively. Simulation results show that the PMAS and WMAS microarchitectures outperform MARX microarchitecture in throughput by 40% and 60% respectively at a marginal cost of area and power consumption. Therefore, the benefits of using MAS microarchitecture in wormhole NoC router is low area and power consumption and PMAS or WMAS microarchitecture is high throughput.

[1]  Sakir Sezer,et al.  Exploring Virtual-Channel architecture in FPGA based Networks-on-Chip , 2011, 2011 IEEE International SOC Conference.

[2]  An-Yeu Wu,et al.  Path-Congestion-Aware Adaptive Routing With a Contention Prediction Scheme for Network-on-Chip Systems , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Chrysostomos Nicopoulos,et al.  ShortPath: A Network-on-Chip Router with Fine-Grained Pipeline Bypassing , 2016, IEEE Transactions on Computers.

[4]  Zhonghai Lu,et al.  Flit ejection in on-chip wormhole-switched networks with virtual channels , 2004, Proceedings Norchip Conference, 2004..

[5]  M. Vinodhini,et al.  Merged switch allocation and transversal with dual layer adaptive error control for Network-on-Chip switches , 2015, 2015 International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI-SATA).

[6]  K. Somasundaram,et al.  Design and Evaluation of 3D NoC Routers with Quality-of-Service (QoS) Mechanism for Multi-core Systems , 2016 .

[7]  William J. Dally,et al.  Research Challenges for On-Chip Interconnection Networks , 2007, IEEE Micro.

[8]  Emmanouil Kalligeros,et al.  Merged Switch Allocation and Traversal in Network-on-Chip Switches , 2013, IEEE Transactions on Computers.

[9]  Xiaoming Hu,et al.  A Novel Pipelining Scheme for Network-on-Chip Router , 2009, 2009 Third International Symposium on Intelligent Information Technology Application.

[10]  Srinivasan Seshan,et al.  Congestion Control for Scalability in Bufferless On-Chip Networks , 2011 .

[11]  Swagatam Das,et al.  Artificial Intelligence and Evolutionary Computations in Engineering Systems: Proceedings of ICAIECES 2015 , 2016 .

[12]  Bapurao Deshmukh.  Design and Analysis of On-Chip Router for Network On Chip , 2011 .

[13]  Jing Qu,et al.  VOIQ: a practical high-performance architecture for the implementation of single-buffered routers , 2005, Eighth International Conference on High-Performance Computing in Asia-Pacific Region (HPCASIA'05).

[14]  Edward J. McCluskey,et al.  Efficient multiplexer synthesis techniques , 2000, IEEE Design & Test of Computers.

[15]  Niraj K. Jha,et al.  Express virtual channels: towards the ideal interconnection fabric , 2007, ISCA '07.

[16]  Michael J. Flynn,et al.  Comparative Studies of Pipelined Circuits , 1993 .

[17]  M. Vinodhini,et al.  Reliable router architecture with elastic buffer for NoC architecture , 2015, 2015 International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI-SATA).

[18]  Gerard J. M. Smit,et al.  A virtual channel router for on-chip networks , 2004, IEEE International SOC Conference, 2004. Proceedings..

[19]  Mike Galles.  Spider: a high-speed network interconnect , 1997, IEEE Micro.

[20]  Simon W. Moore,et al.  Low-latency virtual-channel routers for on-chip networks , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..

[21]  Abdullah Al-Dhelaan,et al.  Design of NoC router with flow control mechanism for congestion avoidance , 2013, 2013 World Congress on Computer and Information Technology (WCCIT).