BIDES: A BIST design expert system

BIDES is an expert system for incorporating BIST into a hardware design that is described in VHDL. Based on the BILBO technique, the BIDES system allocates pseudorandom pattern generators and signature analysis registers to each combinational logic module in a design in such a way that given constraints on testing time and hardware overhead are satisfied. This assignment is performed using the iterative process of regeneration and evaluation of various BIST implementations. In order to effectively perform regeneration, an abstraction hierarchy for a BIST design is introduced and a hierarchical planning technique is employed using this structure. This formulation also leads to an easily modifiable system. Prolog is used for implementing the system.

[1]  Avron Barr,et al.  The Handbook of Artificial Intelligence , 1982 .

[2]  Andrzej Krasniewski,et al.  Automatic Design of Exhaustively Self-Testing Chips with Bilbo Modules , 1985, ITC.

[3]  Dong Sam Ha,et al.  Automatic insertion of BIST hardware using VHDL , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[4]  Magdy Abadir,et al.  A Knowledge-Based System for Designing Testable VLSI Chips , 1985, IEEE Design & Test of Computers.

[5]  R. Simar,et al.  The TMS320 family of digital signal processors , 1987, Proceedings of the IEEE.

[6]  D. F. Burrows,et al.  Economically Viable Automatic Insertion of Self-Test Features for Custom VLSI , 1986, ITC.

[7]  Keith Baker,et al.  Knowledge-based system tool for high-level BIST design , 1987, Microprocess. Microsystems.

[8]  B. Koenemann,et al.  Built-in logic block observation techniques , 1979 .

[9]  Joseph G. Tront,et al.  On hardware overhead in CMOS BIST designs , 1989, Proceedings. IEEE Energy and Information Technologies in the Southeast'.

[10]  H. S. Fung,et al.  An Automatic DFT System for the Silc Silicon Compiler , 1986, IEEE Design & Test of Computers.

[11]  M. A. Breuer,et al.  Test schedules for VLSI circuits having built-in test hardware , 1987 .

[12]  Dong Sam Ha,et al.  On using signature registers as pseudorandom pattern generators in built-in self-testing , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..