A Compact, Low Jitter, CMOS 65 nm 4.8–6 GHz Phase-Locked Loop for Applications in HEP Experiments Front-End Electronics

This paper presents a compact low-jitter phase-locked loop (PLL) for high-frequency clock generation to be integrated in the front-end electronic readout of high energy physics experiments. The PLL is based on a LC voltage-controlled oscillator with a tuning range between 4.8 and 6 GHz. The PLL features a jitter below 4-ps rms with a power consumption of 18 mW. It has been designed in a CMOS 65-nm technology and occupies a silicon area of just 0.124 mm2. Irradiation tests showed that the design is still fully functional after a total dose of 2.5 MGy, with a moderate jitter increase.

[1]  Alessandro Paccagnella,et al.  RD53 Collaboration and CHIPIX65 Project for the development of an innovative Pixel Front End Chip for HL-LHC , 2015 .

[2]  M. Mansour,et al.  A 4–6.4 GHz LC PLL With Adaptive Bandwidth Control for a Forwarded Clock Link , 2008, IEEE Journal of Solid-State Circuits.

[3]  Paul Leroux,et al.  Comparison of a 65 nm CMOS Ring- and LC-Oscillator Based PLL in Terms of TID and SEU Sensitivity , 2017, IEEE Transactions on Nuclear Science.

[4]  Jinghong Chen,et al.  A low-power 12.5 Gbps serial link transmitter ASIC for particle detectors in 65 nm CMOS , 2017 .

[5]  Mike P. Li,et al.  Jitter, Noise, and Signal Integrity at High-Speed , 2007 .

[6]  Sorin P. Voinigescu,et al.  High-Frequency Integrated Circuits , 2013 .

[7]  Paul Leroux,et al.  A low noise clock generator for high-resolution time-to-digital convertors , 2016 .

[8]  Federico Faccio,et al.  Influence of LDD Spacers and H+ Transport on the Total-Ionizing-Dose Response of 65-nm MOSFETs Irradiated to Ultrahigh Doses , 2018, IEEE Transactions on Nuclear Science.

[9]  S. Bonacini,et al.  The eCDR-PLL, a radiation-tolerant ASIC for clock and data recovery and deterministic phase clock synthesis , 2015 .

[10]  Behzad Razavi,et al.  RF Microelectronics (2nd Edition) (Prentice Hall Communications Engineering and Emerging Technologies Series) , 2011 .

[11]  Christian Grewing,et al.  A 4 GHz phase locked loop design in 65 nm CMOS for the Jiangmen Underground Neutrino Observatory detector , 2018 .

[12]  S. Gerardin,et al.  Radiation-Induced Short Channel (RISCE) and Narrow Channel (RINCE) Effects in 65 and 130 nm MOSFETs , 2015, IEEE Transactions on Nuclear Science.

[14]  F. Faccio,et al.  Characterization of a commercial 65 nm CMOS technology for SLHC applications , 2012 .

[15]  Stephen P. Boyd,et al.  Simple accurate expressions for planar spiral inductances , 1999, IEEE J. Solid State Circuits.

[16]  G. Aglieri Rinella,et al.  A 1.2 Gb/s Data Transmission Unit in CMOS 0.18 μm technology for the ALICE Inner Tracking System front-end ASIC , 2017 .